{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T14:39:50Z","timestamp":1648564790019},"reference-count":18,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1016\/s0141-9331(96)01124-6","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"423-428","source":"Crossref","is-referenced-by-count":1,"title":["An on-line fault diagnosis scheme for linear processor arrays"],"prefix":"10.1016","volume":"20","author":[{"given":"Ding-Ming","family":"Kwai","sequence":"first","affiliation":[]},{"given":"Behrooz","family":"Parhami","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(96)01124-6_bib1","series-title":"Design and Analysis of Fault Tolerant Digital Systems","author":"Johnson","year":"1989"},{"key":"10.1016\/S0141-9331(96)01124-6_bib2","first-page":"745","article-title":"Fault-tolerant VLSI systems","volume":"81","author":"Peercy","year":"1993"},{"key":"10.1016\/S0141-9331(96)01124-6_bib3","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/12.45214","article-title":"Fault tolerence inlinear systolic arrays using time redundancy","volume":"39","author":"Majumdar","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(96)01124-6_bib4","first-page":"17","article-title":"Fault-tolerant design methodology for systolic array architectures","volume":"141","author":"Esonu","year":"1994"},{"key":"10.1016\/S0141-9331(96)01124-6_bib5","series-title":"Proc. IEEE Int. Conf. Computer Design","first-page":"451","article-title":"Fault diagnosis of reconfigurable systolic arrays","author":"Choi","year":"1984"},{"key":"10.1016\/S0141-9331(96)01124-6_bib6","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/43.3139","article-title":"Concurrent error correction in systolic architectures","volume":"7","author":"Cosentino","year":"1988","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"10.1016\/S0141-9331(96)01124-6_bib7","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1016\/0167-8191(90)90112-M","article-title":"Systolic computation with fault diagnosis","volume":"14","author":"Li","year":"1990","journal-title":"Parallel Comput."},{"key":"10.1016\/S0141-9331(96)01124-6_bib8","first-page":"297","article-title":"Algorithm-based fault tolerance for matrix operations","volume":"33","author":"Fluang","year":"1984","journal-title":"IEEE Trans. Comput. C"},{"key":"10.1016\/S0141-9331(96)01124-6_bib9","first-page":"732","article-title":"Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures","volume":"72","author":"Jou","year":"1986"},{"key":"10.1016\/S0141-9331(96)01124-6_bib10","series-title":"VLSI Array Processors","author":"Kung","year":"1988"},{"key":"10.1016\/S0141-9331(96)01124-6_bib11","doi-asserted-by":"crossref","first-page":"997","DOI":"10.1016\/0167-8191(92)90013-W","article-title":"YLSI processor array IPS cells","volume":"18","author":"Gusev","year":"1992","journal-title":"Parallel Comput."},{"key":"10.1016\/S0141-9331(96)01124-6_bib12","first-page":"259","article-title":"Regular iterative algorithms and their implementation on processor array","volume":"76","author":"Rao","year":"1988"},{"key":"10.1016\/S0141-9331(96)01124-6_bib13","series-title":"Introduction to VLSI Systems","first-page":"271","article-title":"Algorithms for VLSI processor arrays","author":"Kung","year":"1980"},{"key":"10.1016\/S0141-9331(96)01124-6_bib14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/0167-9260(92)90008-M","article-title":"The synthesis of control signals for one dimensional systolic arrays, Integration","volume":"14","author":"Xue","year":"1992","journal-title":"VLSI J."},{"key":"10.1016\/S0141-9331(96)01124-6_bib15","unstructured":"D.-M. Kwai and B. Parhami, A data-driven control scheme for linear processor arrays, Parallel Comput., in press."},{"key":"10.1016\/S0141-9331(96)01124-6_bib16","series-title":"Proc. IEEE 2nd Int. Conf. Algorithm and Architectures for Parallel Processing","first-page":"303","article-title":"Fault-tolerant processor arrays using space and time redundancy","author":"Kwai","year":"1996"},{"key":"10.1016\/S0141-9331(96)01124-6_bib17","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1006\/jpdc.1994.1142","article-title":"Scheduling for periodic concurrent error detection in processor arrays","volume":"23","author":"Wang","year":"1994","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/S0141-9331(96)01124-6_bib18","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/24.510816","article-title":"Probability of correctness of processor-array outputs using periodic concurrent error detection","volume":"45","author":"Chen","year":"1996","journal-title":"IEEE Trans. Reliab."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011246?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011246?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:52:13Z","timestamp":1555617133000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933196011246"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":18,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["S0141933196011246"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(96)01124-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1997,3]]}}}