{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:20:14Z","timestamp":1733462414280,"version":"3.30.1"},"reference-count":19,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1016\/s0141-9331(96)01125-8","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"521-527","source":"Crossref","is-referenced-by-count":0,"title":["Instruction cache performance of a commercial workload on the Motorola 88110 microprocessor"],"prefix":"10.1016","volume":"20","author":[{"given":"Mark","family":"Smotherman","sequence":"first","affiliation":[]},{"given":"Max","family":"Domeika","sequence":"additional","affiliation":[]},{"given":"Jane","family":"Watkins","sequence":"additional","affiliation":[]},{"given":"Darrell","family":"Suggs","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(96)01125-8_BIB1","doi-asserted-by":"crossref","unstructured":"A.J. Smith, Line (block) size choice for CPU cache memories, IEEE Trans. Comp. C-36 (9) (1987) 1063\u20131075.","DOI":"10.1109\/TC.1987.5009537"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB2","doi-asserted-by":"crossref","unstructured":"R. Gupta, C.-H. Chi, Improving instruction cache behavior by reducing cache pollution, Proc. Supercomputing '90, IEEE Computer Society Press, Los Alamitos, CA, 1990, pp. 82\u201391.","DOI":"10.1109\/SUPERC.1990.130005"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB3","doi-asserted-by":"crossref","unstructured":"R.R. Heisch, Trace-directed program restructuring for AIX executables, IBM J. Res. Dev. 38 (5) (1994) 595\u2013603.","DOI":"10.1147\/rd.385.0595"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB4","doi-asserted-by":"crossref","unstructured":"W.-M. Hwu, P.P. Chang, Achieving high instruction cache performance with an optimizing compiler, Proc. Int. Symp. Comp. Arch., IEEE Computer Society Press, Washington, DC, 1989, pp. 242\u2013251.","DOI":"10.1145\/74925.74953"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB5","doi-asserted-by":"crossref","unstructured":"J. Torrellas, C. Xia, R. Daigle, Optimizing instruction cache performance for operating system intensive workloads, Proc. Int. Symp. High Perf. Comp. Arch., IEEE Computer Society Press, Los Alamitos, CA, 1995, pp. 360\u2013369.","DOI":"10.1109\/HPCA.1995.386527"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB6","doi-asserted-by":"crossref","unstructured":"R. Uhlig, T. Mudge, S. Sechrest, D. Nagle, J. Emer, Instruction fetching: coping with code bloat, Proc. Int. Symp. Comp. Arch., ACM Press, New York, 1995, pp. 345\u2013356.","DOI":"10.1145\/223982.224445"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB7","doi-asserted-by":"crossref","unstructured":"M.T. Franklin, E.H. Welbon, POWER2: Performance measurement and analysis of TPC-C, Proc. IEEE Spring CompCon 94, IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 399\u2013404.","DOI":"10.1109\/CMPCON.1994.282900"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB8","doi-asserted-by":"crossref","unstructured":"M.T. Franklin, W.P. Alexander, R. Jauhari, A.M.G. Maynard, B.R. Olszewski, Commercial workload performance in the IBM POWER2 RISC System\/6000 processor, IBM J. Res. and Dev. 38 (5) (1994) 555\u2013561.","DOI":"10.1147\/rd.385.0555"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB9","doi-asserted-by":"crossref","unstructured":"A.M.G. Maynard, C.M. Donnelly, B.R. Olszewski, Contrasting characteristics and cache performance of technical and multi-user commercial workloads, Proc. 6th Int. Conf Arch. Support for Prog. Lang. Oper. Systs., ACM Press, New York, 1994, pp. 145\u2013156.","DOI":"10.1145\/195473.195524"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB10","doi-asserted-by":"crossref","unstructured":"J.J. McGrory, A. Carlton, B.J. Askins, Transaction processing performance on PA-RISC commercial UNIX systems, Proc. IEEE Spring CompCon 92, IEEE Computer Society Press, Los Alamitos, CA, 1992, pp. 199\u2013206.","DOI":"10.1109\/CMPCON.1992.186709"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB11","doi-asserted-by":"crossref","unstructured":"M. Morioka, K. Kurosawa, S. Miura, T. Nakamikawa, S. Ishikawa, Design and evaluation of the high-performance multi-processor server, Proc. Int. Conf. Comp. Design, IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 66\u201369.","DOI":"10.1109\/ICCD.1994.331856"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB12","doi-asserted-by":"crossref","unstructured":"S. Przybylski, The performance impact of block sizes and fetch strategies, Proc. Int. Symp. Comp. Arch., IEEE Computer Society Press, Los Alamitos, CA, 1990, pp. 160\u2013169.","DOI":"10.1145\/325096.325135"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB13","doi-asserted-by":"crossref","unstructured":"K. Pettis, R.C. Hansen, Profile guided code positioning, Proc. SIGPLAN '90 Conf. Prog. Lang. Design Impl., ACM Press, New York, 1990, pp. 16\u201327.","DOI":"10.1145\/93542.93550"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB14","unstructured":"Transaction Processing Performance Council (TPC), TPC Benchmark A, San Jose, CA, 1989."},{"key":"10.1016\/S0141-9331(96)01125-8_BIB15","unstructured":"R.A. Alfieri, An efficient kernel-based implementation of POSIX threads, Proc. Summer USENIX Conf, USENIX Association, Berkeley, CA, 1994."},{"key":"10.1016\/S0141-9331(96)01125-8_BIB16","unstructured":"M.H. Kelley, Multiprocessor aspects of the DG\/UX kernel, Proc. Winter USENIX Conf., USENIX Association, Berkeley, CA, 1989, pp. 85\u201399."},{"key":"10.1016\/S0141-9331(96)01125-8_BIB17","unstructured":"M.H. Kelley, A.R. Huber, Engineering a (multiprocessor) Unix kernel, Proc. Aut. European Unix Users' Group Conf., European UNIX Systems User Group, Vienna, Austria, 1989, pp. 7\u201319."},{"key":"10.1016\/S0141-9331(96)01125-8_BIB18","doi-asserted-by":"crossref","unstructured":"D. Suggs, R. Reynolds, Constructing multiprocessor workload characterizations, Proc. 33rd ACM Ann. Southeast Conf., ACM Press, New York, 1995, pp. 3\u201312.","DOI":"10.1145\/1122018.1122020"},{"key":"10.1016\/S0141-9331(96)01125-8_BIB19","doi-asserted-by":"crossref","unstructured":"K. Diefendorff, M. Allen, Organization of the Motorola 88110 superscalar RISC microprocessor, IEEE Micro 12 (2) (1992) 40\u201363.","DOI":"10.1109\/40.127582"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011258?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011258?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T20:34:06Z","timestamp":1733430846000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933196011258"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":19,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1997,5]]}},"alternative-id":["S0141933196011258"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(96)01125-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[1997,5]]}}}