{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T10:18:49Z","timestamp":1648894729671},"reference-count":20,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1997,7,1]],"date-time":"1997-07-01T00:00:00Z","timestamp":867715200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,7]]},"DOI":"10.1016\/s0141-9331(97)00003-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T11:35:16Z","timestamp":1027596916000},"page":"607-615","source":"Crossref","is-referenced-by-count":2,"title":["BOAR: an advanced HW\/SW coemulation environment for DSP system development"],"prefix":"10.1016","volume":"20","author":[{"given":"Jouni","family":"Isoaho","sequence":"first","affiliation":[]},{"given":"Vesa","family":"K\u00f6pp\u00e4","sequence":"additional","affiliation":[]},{"given":"Jarkko","family":"Oksala","sequence":"additional","affiliation":[]},{"given":"Pasi","family":"Ojala","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(97)00003-3_BIB1","doi-asserted-by":"crossref","unstructured":"H. Hakkarainen, J. Isoaho, VHDL Macro library testing using BOAR emulation tool. Proc. of 8th Annual IEEE ASIC Conference and Exhibit, Austin, Texas, pp. 105\u2013108, 1995.","DOI":"10.1109\/ASIC.1995.580692"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB2","unstructured":"S. Hoisko, Modelling and simulation in relation to embedded systems, M.Sc. Thesis, Tampere University of Technology, 1996."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB3","doi-asserted-by":"crossref","unstructured":"S. Hoisko, H. Hakkarainen, K. Vihavainen, J. Isoaho, Specification, Hardware Implementation and Prototyping Environment for Image Processing Algorithms, Proc. IEEE International Symposium on Circuits and Systems, Atlanta, GA, 1996, pp. 834\u2013837.","DOI":"10.1109\/ISCAS.1996.542154"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB4","doi-asserted-by":"crossref","unstructured":"J. Isoaho, DSP system development and optimization with field programmable gate arrays, doctoral thesis, Tampere University of Technology, 1994.","DOI":"10.1007\/3-540-57091-8_25"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB5","unstructured":"J. Isoaho, J. Nousiainen, O. Vainio, FPGA Implementable Digital Filters, in: W. Moore, W. Luk (Eds.), More FPGAs, Abingdon EE and CS Books, Abingdon, UK, 1994, pp. 343\u2013352."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB6","doi-asserted-by":"crossref","unstructured":"J. Isoaho, J. Pasanen, O. Vainio, H. Tenhunen. DSP system integration and prototyping with FPGAs. Journal of VLSI Signal Processing 6 (1993) 155\u2013172.","DOI":"10.1007\/BF01607879"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB7","doi-asserted-by":"crossref","unstructured":"T. Isshiki, W. W.-M. Dai. High-performance datapath implementation on field-programmable multi-chip module (FPMCM), in: R.W. Hartenstein, M.Z. Servit (Eds.), Field-Programmable Logic Architectures, Synthesis and Applications, Lecture Notes in Computer Science 705, Springer-Verlag, Heidelberg, Germany, 1994, pp. 373\u2013384.","DOI":"10.1007\/3-540-58419-6_122"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB8","doi-asserted-by":"crossref","unstructured":"B. W. Kernighan, S. Lin, An efficient heuristic procedure for partitioning graphs, Bell Systems Technical Journal 49(2) (1970) 291\u2013307.","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB9","doi-asserted-by":"crossref","unstructured":"L. Mintzer, FIR filters with field-programmable gate arrays, Journal of VLSI Signal Processing, 6 (1993) 119\u2013127.","DOI":"10.1007\/BF01607876"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB10","unstructured":"R. M\u00e4nner J. Gl\u00e4, F. Klefenz, Massively parallel systolic processor for high-speed recognitions of simple patterns, in: N.N. Mirenkov (Ed.), Parallel Computing Technologies, Singapore, 1991, pp. 98\u2013108."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB11","doi-asserted-by":"crossref","unstructured":"J. Nousiainen, J. Isoaho, O. Vainio, Fast implementation of stack filters with VHDL-based synthesis and FPGAs, in: IEEE Winter Workshop on Nonlinear Digital Signal Processing,Tampere, Finland, 1993, pp. 5.2-4.1\u20135.2-4.6.","DOI":"10.1109\/NDSP.1993.767728"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB12","doi-asserted-by":"crossref","unstructured":"J. Nousiainen, A. Nummela, J. Nurmi, H. Tenhunen, Strategies for Development and Modelling of VHDL Based Macrocell Library, in: Proc. European Conference on Design Automation with The European Event in ASIC Design, Paris, 1993, pp. 478\u2013482.","DOI":"10.1109\/EDAC.1993.386429"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB13","doi-asserted-by":"crossref","unstructured":"T. Nj\u00f8lstad, J. Phil, J. Hofstad, ZAREPTA: a zero lead-time, All Reconfigurable System for Emulation, Prototyping and Testing of ASICs, in: R.W. Hartenstein and M.Z. Servit, editors, Field-Programmable Logic Architectures, Synthesis and Applications, Lecture Notes in Computer Science (849), Springer-Verlag, Heidelberg, Germany, 1994, pp. 239\u2013239.","DOI":"10.1007\/3-540-58419-6_93"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB14","unstructured":"H. L. Owen, U. R. Kahn, J. L. A. Hughes, FPGA-based Emulator Architectures, in: W. Moore, W. Luk (Eds.), More FPGAs, Abingdon EE and CS Books, Abingdon, UK, 1994, pp. 398-409."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB15","doi-asserted-by":"crossref","unstructured":"P. Poechmueller, H.-J. Herbel, M. Glesner, F. Longsen, High level synthesis in an FPGA-based computer aided prototyping environment, in: H. Gr\u00fcnbacher, R. W. Hartenstein (Eds.), Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Lecture Notes in Computer Science, vol. 702, Springer-Verlag, Heidelberg, Germany, 1993, pp. 96\u2013105.","DOI":"10.1007\/3-540-57091-8_34"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB16","unstructured":"D. Ross, O. Vellacott, M. Turner, An FPGA-based Hardware accelerator for image processing, in: W. Moore and W. Luk (Eds.), More FPGAs, Abingdon EE and CS Books, Abingdon, UK, 1994, pp. 299\u2013306."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB17","doi-asserted-by":"crossref","unstructured":"D. E. Thomas, J. K. Adams, H. Schmit, 1993. A Model and Methodology for Hardware-Software Codesign, in: IEEE Design and Test of Computers, vol. 10, 1993, pp. 6\u201315.","DOI":"10.1109\/54.232468"},{"key":"10.1016\/S0141-9331(97)00003-3_BIB18","unstructured":"TMS320C5X User's Guide, Texas Instruments Inc., Jan. 1993."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB19","unstructured":"The Programmable Logic Data Book, Second Edition, Xilinx Inc., San Jose, CA, 1994."},{"key":"10.1016\/S0141-9331(97)00003-3_BIB20","unstructured":"M. Wahab, D. Puckey, FPGA-based DSP systems, in: W. Moore and W. Luk (Eds.), More FPGAs, Abingdon EE and CS Books, Abingdon, UK, 1994, pp. 291\u2013298."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000033?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000033?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T08:51:38Z","timestamp":1578646298000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933197000033"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,7]]},"references-count":20,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1997,7]]}},"alternative-id":["S0141933197000033"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(97)00003-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1997,7]]}}}