{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T02:54:12Z","timestamp":1673146452269},"reference-count":21,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1997,7,1]],"date-time":"1997-07-01T00:00:00Z","timestamp":867715200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,7]]},"DOI":"10.1016\/s0141-9331(97)00008-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T12:57:47Z","timestamp":1027601867000},"page":"631-642","source":"Crossref","is-referenced-by-count":1,"title":["Exploring cache performance in multithreaded processors"],"prefix":"10.1016","volume":"20","author":[{"given":"Dimitris","family":"Lioupis","sequence":"first","affiliation":[]},{"given":"Sotiris","family":"Milios","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(97)00008-2_BIB1","doi-asserted-by":"crossref","unstructured":"W.D. Weber, A. Gupta, Exploring the benefits multiple hardware contexts in a multiprocessor architecture: preliminary results, in: Proceedings of the 16th ISCA, 1989, pp 273\u2013 280.","DOI":"10.1145\/74926.74956"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB2","doi-asserted-by":"crossref","unstructured":"R.S. Nikhil, G.M. Papadopoulos, Arvind, *T: a multithreaded massively parallel architecture, in: Proceedings of the 19th ISCA, 1992, pp 156\u2013167.","DOI":"10.1145\/146628.139715"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB3","doi-asserted-by":"crossref","unstructured":"H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, T. Nishizawa, in: An elementary processor architecture with simultaneous instruction issuing from multiple threads, Proceedings of the 19th ISCA, 1992, pp 136\u2013145.","DOI":"10.1145\/146628.139710"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB4","doi-asserted-by":"crossref","unstructured":"A. Agarwal, et al., APRIL: A processor architecture for multiprocessing, Proceedings of the 17th ISCA, 1990, pp 104\u2013114.","DOI":"10.1145\/325164.325119"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB5","doi-asserted-by":"crossref","unstructured":"R. Alverson, et al., The Tera Computer System, International Conference On Supercomputing, 1990.","DOI":"10.1145\/77726.255132"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB6","doi-asserted-by":"crossref","unstructured":"A. Seznec, A Case for two-way skewed-associative caches, in: Proceedings of the 20th ISCA, San Diego, CA, 1993.","DOI":"10.1145\/165123.165152"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB7","doi-asserted-by":"crossref","unstructured":"R.A. Iannuci, Toward a dataflow\/von Neumann hybrid architecture, in: Proceedings of the 15th ISCA, 1988, pp 131\u2013140.","DOI":"10.1145\/633625.52416"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB8","doi-asserted-by":"crossref","unstructured":"M. Sato, et al., Thread-based programming for the EM-4 hybrid dataflow machine, in: Proceedings of the 19th ISCA, 1992, pp. 146\u2013155.","DOI":"10.1145\/146628.139712"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB9","doi-asserted-by":"crossref","unstructured":"C.A. Waldspurger, W.E. Weihl, Register relocation: flexible contexts for multithreading, in: Proceedings of the 20th ISCA, 1993, pp 120\u2013130.","DOI":"10.1145\/165123.165148"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB10","doi-asserted-by":"crossref","unstructured":"A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, W. Weber, Comparative evaluation of latency reducing and tolerating techniques, in: The 16th Annual International Symposium on Computer Architecture, 1991, pp. 254\u2013263.","DOI":"10.1145\/115952.115978"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB11","doi-asserted-by":"crossref","unstructured":"J.S. Kowalik (Ed.), Parallel MIMD Computation: The HEP Supercomputer and its Applications, MIT Press, 1985.","DOI":"10.7551\/mitpress\/5239.001.0001"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB12","doi-asserted-by":"crossref","unstructured":"G.M. Papadopoulos, D.E. Culler. Monsoon: an Explicit Token-Store Architecture, 17th Annual International Symposium on Computer Architecture, 1990, pp 89\u201391.","DOI":"10.1145\/325164.325117"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB13","doi-asserted-by":"crossref","unstructured":"R.S. Nikhil, Arvind, Can dataflow subsume von Neumann computing?, in: The 16th Annual International Symposium on Computer Architecture, 1989, pp. 262\u2013272.","DOI":"10.1109\/ISCA.1989.714561"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB14","unstructured":"G. Irlam, SPA package, 1991 (contact author at: gordoni@cs.adelaide.edu.au)."},{"key":"10.1016\/S0141-9331(97)00008-2_BIB15","doi-asserted-by":"crossref","unstructured":"M.D.Hill, Aspects of Cache Memory and Instruction Buffer Performance, Ph.D. Thesis, U.C. Berkeley, 1987.","DOI":"10.21236\/ADA604007"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB16","unstructured":"S.A. Przybylski, Cache and Memory Hierarchy Design, Morgan Kaufmann, 1990."},{"key":"10.1016\/S0141-9331(97)00008-2_BIB17","doi-asserted-by":"crossref","unstructured":"A. Seznec, F. Bodin, Skewed-associative caches, in: Proc of PARLE93, 1993, pp. 304\u2013316.","DOI":"10.1007\/3-540-56891-3_24"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB18","doi-asserted-by":"crossref","unstructured":"R. Thekkath, S. Eggers, The effectiveness of multithreaded architectures, 6th International Conference on ASPLOS, 1994, pp. 328\u2013337.","DOI":"10.1145\/195473.195583"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB19","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S. Eggers, H.M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, in: Proceedings of the 22nd ISCA, 1995, pp 392\u2013403.","DOI":"10.1145\/223982.224449"},{"key":"10.1016\/S0141-9331(97)00008-2_BIB20","unstructured":"S. J. E Wilton, N.P. Jouppi, An Enhanced Access and Cycle Time Model for On-Chip Caches, WRL Research Report 93\/5, July 1994."},{"key":"10.1016\/S0141-9331(97)00008-2_BIB21","doi-asserted-by":"crossref","unstructured":"Tien-Fu Chen, J-L. Baer, Reducing memory latency via non-blocking and prefetching caches, Tech. Rep. 92-06-03, Department of Computer Science and Engineering, University of Washington, June 1992.","DOI":"10.1145\/143371.143486"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000082?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000082?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T14:03:49Z","timestamp":1578492229000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933197000082"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,7]]},"references-count":21,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1997,7]]}},"alternative-id":["S0141933197000082"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(97)00008-2","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1997,7]]}}}