{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,2]],"date-time":"2023-01-02T22:21:04Z","timestamp":1672698064185},"reference-count":18,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1016\/s0141-9331(97)00051-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:50:06Z","timestamp":1027623006000},"page":"279-290","source":"Crossref","is-referenced-by-count":2,"title":["Low-power memory hierarchies: an argument for second-level caches"],"prefix":"10.1016","volume":"21","author":[{"given":"J.Kelly","family":"Flanagan","sequence":"first","affiliation":[]},{"given":"James K.","family":"Archibald","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Su","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(97)00051-3_BIB1","series-title":"Alpha Implementations and Architecture","author":"Bhandarkar","year":"1996"},{"issue":"3","key":"10.1016\/S0141-9331(97)00051-3_BIB2","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"Computing Surveys"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB3","series-title":"The Cache Memory Book","author":"Handy","year":"1993"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB4","series-title":"Proc. 16th Annual Int. Symp. on Computer Architecture","article-title":"Characteristics of performance-optimal multi-level cache hierarchies","author":"Przybylski","year":"1989"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB5","series-title":"Cache and Memory Hierarchy Design, A Performance-Directed Approach","author":"Przybylski","year":"1990"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB6","series-title":"Proc. 15th Int. Symp. on Computer Architecture","first-page":"81","article-title":"A simulation study of two-level caches","author":"Short","year":"1988"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB7","series-title":"Proc. 17th Int. Symp. on Computer Architecture","first-page":"250","article-title":"Trace driven simulation for a two level cache design in open bus systems","author":"Bugge","year":"1990"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB8","article-title":"Toward a low power file system","author":"Li","year":"1994"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB9","series-title":"Proc. the Winter 1994 USENIX Conference","article-title":"A quantitative analysis of disk drive power management in portable computers","author":"Li","year":"1994"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB10","series-title":"Proc. 17th Int. Symp. on Computer Architecture","first-page":"270","article-title":"Generation and analysis of very long address traces","author":"Borg","year":"1990"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB11","first-page":"135","article-title":"Secondary cache increases performance and reduces power use in portable PCs","volume":"23","author":"Pawlowski","year":"1994","journal-title":"Electrical Design News"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB12","series-title":"Proc. IEEE International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)","article-title":"The inaccuracy of trace-driven simulation using incomplete multiprogramming trace data","author":"Flanagan","year":"1996"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB13","series-title":"Proc. 26th Asilomar Conference on Signals, Systems and Computers","article-title":"Estimation of simulation error due to trace inaccuracies","author":"Grimsrud","year":"1992"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB14","series-title":"Proc. 6th Int. Conf. on Modelling Techniques and Tools for Computer Performance Evaluation","first-page":"128","article-title":"BACH: BYU address collection hardware, the collection of complete traces","author":"Flanagan","year":"1992"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB15","article-title":"A new methodology for accurate trace collection and its application to memory hierarchy performance modeling","author":"Flanagan","year":"1993"},{"issue":"6","key":"10.1016\/S0141-9331(97)00051-3_BIB16","article-title":"BACH: a hardware monitor for tracing microprocessor-based systems","volume":"17","author":"Grimsrud","year":"1993","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB17","author":"Micron Semiconductor","year":"1995"},{"key":"10.1016\/S0141-9331(97)00051-3_BIB18","author":"Micron Semiconductor","year":"1995"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000513?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000513?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T15:52:42Z","timestamp":1555602762000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933197000513"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["S0141933197000513"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(97)00051-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}