{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T04:56:04Z","timestamp":1648702564884},"reference-count":13,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1998,2,1]],"date-time":"1998-02-01T00:00:00Z","timestamp":886291200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1998,2]]},"DOI":"10.1016\/s0141-9331(97)00055-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"313-318","source":"Crossref","is-referenced-by-count":2,"title":["On timing constraints of snooping in a bus-based COMA multiprocessor"],"prefix":"10.1016","volume":"21","author":[{"given":"Sangyeun","family":"Choa","sequence":"first","affiliation":[]},{"given":"Jinseok","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Gyungho","family":"Lee","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(97)00055-0_BIB1","series-title":"Proc. of the 17th Int. Conference on Parallel Processing","first-page":"303","article-title":"The symmetry multiprocessor system","author":"Lovett","year":"1988"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB2","first-page":"134","article-title":"Performance optimizations, implementation, and verification of the SGI Challenge multiprocessor","volume":"vol. I.","author":"Galles","year":"1994"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB3","series-title":"Proc. of the 7th IASTED-ISMM Int. Conference on Parallel and Distributed Computing and Systems","first-page":"63","article-title":"Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors","author":"Lee","year":"1995"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB4","article-title":"Coherence and replacement protocol for a bus-based COMA multiprocessor DICE","author":"Lee","year":"1996"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB5","series-title":"Proc. of the 2nd Int. Symposium on High-Performance Computer Architecture","first-page":"85","article-title":"Bus-based COMA-reducing traffic in shared-bus multiprocessors","author":"Landin","year":"1996"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB6","series-title":"Proc. of the IEEE Int. Conference on Computer Design","first-page":"231","article-title":"Global bus design of a bus-based COMA multiprocessor DICE","author":"Lee","year":"1996"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB7","series-title":"Proc. of the 8th Int. Conference on Parallel and Distributed Computing Systems","article-title":"Unallocated memory space in COMA multiprocessors","author":"Jamil","year":"1995"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB8","series-title":"Ultra Enterprise X000 Server Family: Architecture and Implementation","year":"1996"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB9","series-title":"Proc. of the 17th Int. Symposium on Computer Architecture","first-page":"15","article-title":"Memory consistency and event ordering in scalable sharedmemory multiprocessors","author":"Gharachorloo","year":"1990"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB10","series-title":"Proc. of the 16th Int. Conference on Parallel Processing","first-page":"258","article-title":"Architectural choices for multi-level cache hierarchies","author":"Baer","year":"1987"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB11","series-title":"Proc. of the 21st Annual International Symposium on Computer Architecture","first-page":"82","article-title":"Evaluating the memory overhead required for COMA architectures","author":"Joe","year":"1994"},{"key":"10.1016\/S0141-9331(97)00055-0_BIB12","series-title":"Computer Architecture A Quantitative Approach","author":"Hennessy","year":"1996"},{"issue":"No. 3","key":"10.1016\/S0141-9331(97)00055-0_BIB13","volume":"Vol. 35","year":"1996","journal-title":"Computer Design, Pennwell"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000550?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933197000550?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:52:41Z","timestamp":1555617161000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933197000550"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,2]]},"references-count":13,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1998,2]]}},"alternative-id":["S0141933197000550"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(97)00055-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1998,2]]}}}