{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T01:00:46Z","timestamp":1648861246752},"reference-count":15,"publisher":"Elsevier BV","issue":"7-8","license":[{"start":{"date-parts":[[1998,3,1]],"date-time":"1998-03-01T00:00:00Z","timestamp":888710400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1998,3]]},"DOI":"10.1016\/s0141-9331(98)00043-x","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T16:14:28Z","timestamp":1027613668000},"page":"499-509","source":"Crossref","is-referenced-by-count":0,"title":["Performance\/cost analyses for common network topologies"],"prefix":"10.1016","volume":"21","author":[{"given":"Mark A.","family":"Firth","sequence":"first","affiliation":[]},{"given":"Andrew","family":"Jones","sequence":"additional","affiliation":[]},{"given":"Carol","family":"Wright","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(98)00043-X_BIB1","series-title":"Networks, Routers and Transputers: Function, Performance and Applications","author":"May","year":"1993"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB2","article-title":"Standard for Heterogeneous InterConnect (HIC), Low-Cost, Low-Latency, Scalable Serial Interconnect for Parallel System Construction","author":"IEEE","year":"1995"},{"issue":"4","key":"10.1016\/S0141-9331(98)00043-X_BIB3","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1155\/1995\/92096","article-title":"The STC104 packet routing chip","volume":"2","author":"Thompson","year":"1995","journal-title":"VLSI Design"},{"issue":"4","key":"10.1016\/S0141-9331(98)00043-X_BIB4","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1093\/comjnl\/30.4.298","article-title":"Interval routing","volume":"30","author":"van Leeuwen","year":"1987","journal-title":"The Computer Journal"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB5","series-title":"Proc. ESPRIT Conference '91","first-page":"336","article-title":"Interconnection networks for universal message-passing systems","author":"Klein","year":"1991"},{"issue":"7\u20138","key":"10.1016\/S0141-9331(98)00043-X_BIB6","article-title":"The Macram\u00e9 1024 node switching network, Microprocessors and Microsystems","volume":"21","author":"Haas","year":"1998","journal-title":"Special issue on IEEE 1355"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB7","series-title":"Third Workshop on Performance Modelling and Evaluation of ATM Networks","article-title":"GSPN Models of C104 networks","author":"Davies","year":"1995"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB8","author":"Jones","year":"1997"},{"issue":"6","key":"10.1016\/S0141-9331(98)00043-X_BIB9","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1109\/12.53599","article-title":"Performance analysis of k-ary n-cube interconnection networks","volume":"39","author":"Dally","year":"1990","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB10","series-title":"Complexity Issues In VLSI-Optimal Layouts for the Shuffle-Exchange Graph and other Networks","author":"Leighton","year":"1983"},{"issue":"7\u20138","key":"10.1016\/S0141-9331(98)00043-X_BIB11","article-title":"Deadlock-free interval labelling","volume":"21","author":"Firth","year":"1998","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB12","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1002\/j.1538-7305.1953.tb01433.x","article-title":"A study of non-blocking switching networks","volume":"32","author":"Clos","year":"1953","journal-title":"Bell Systems Technical Journal"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB13","series-title":"The STC104 Asynchronous Packet Switch-Data Sheet","author":"SGS-Thomson","year":"1995"},{"issue":"3","key":"10.1016\/S0141-9331(98)00043-X_BIB14","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/BF01660031","article-title":"The torus routing chip","volume":"1","author":"Dally","year":"1986","journal-title":"Journal of Distributed Computing"},{"key":"10.1016\/S0141-9331(98)00043-X_BIB15","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1016\/0167-9260(89)90033-3","article-title":"A VLSI router design for hypercube multiprocessors","volume":"7","author":"Ni","year":"1989","journal-title":"Integration"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S014193319800043X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S014193319800043X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,11]],"date-time":"2020-01-11T03:54:11Z","timestamp":1578714851000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S014193319800043X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,3]]},"references-count":15,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[1998,3]]}},"alternative-id":["S014193319800043X"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(98)00043-x","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1998,3]]}}}