{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T03:15:25Z","timestamp":1648523725398},"reference-count":20,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1998,4,1]],"date-time":"1998-04-01T00:00:00Z","timestamp":891388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1998,4]]},"DOI":"10.1016\/s0141-9331(98)00047-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:57:47Z","timestamp":1027587467000},"page":"523-532","source":"Crossref","is-referenced-by-count":0,"title":["Register-file allocation via graph coloring"],"prefix":"10.1016","volume":"21","author":[{"given":"Faridah","family":"Ali","sequence":"first","affiliation":[]},{"given":"Imtiaz","family":"Ahmad","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(98)00047-7_BIB1","series-title":"High-Level Synthesis: Introduction to Chip and System Design","author":"Gajski","year":"1992"},{"issue":"3","key":"10.1016\/S0141-9331(98)00047-7_BIB2","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","article-title":"Automated synthesis on data path in digital systems","volume":"CAD-5","author":"Tseng","year":"1986","journal-title":"IEEE Trans. Computer-Aided Des."},{"issue":"4","key":"10.1016\/S0141-9331(98)00047-7_BIB3","doi-asserted-by":"crossref","first-page":"431","DOI":"10.1109\/43.29596","article-title":"Architectural synthesis for DSP silicon compiler","volume":"CAD-8","author":"Haroun","year":"1989","journal-title":"IEEE Trans. Computer-Aided Des."},{"issue":"2","key":"10.1016\/S0141-9331(98)00047-7_BIB4","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/4.18604","article-title":"SPAID: an architectural synthesis tool for DSP custom application","volume":"24","author":"Haroun","year":"1989","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB5","series-title":"Proceedings of the 27th ACM\/IEEE Design Automation Conference","first-page":"162","article-title":"Memory, control and communication synthesis for scheduled algorithms","author":"Grant","year":"1990"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB6","series-title":"Proceedings of the International Workshop on Logic and Architecture Synthesis for Silicon Compilers","first-page":"313","article-title":"EASY: multiprocessor architecture optimization","author":"Stok","year":"1988"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB7","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1002\/cta.4490200304","article-title":"Foreground memory management in data path synthesis","volume":"20","author":"Stok","year":"1992","journal-title":"Int. J. Circuit Theory Applic."},{"issue":"1","key":"10.1016\/S0141-9331(98)00047-7_BIB8","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1016\/0167-9260(91)90006-7","article-title":"FLORA: a data path allocator based on branch-and-bound search","volume":"11","author":"Liu","year":"1991","journal-title":"J. VLSI Integr."},{"key":"10.1016\/S0141-9331(98)00047-7_BIB9","series-title":"IEEE International Conference on Computer-Aided Design, ICCAD-90","first-page":"308","article-title":"Data path construction and refinement","author":"Tsai","year":"1990"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB10","series-title":"Proceedings of the IEEE 1994 Custom Integrated Circuits Conference","first-page":"233","article-title":"Synthesizing optimal register file architecture for FPGA technology","author":"Gebotys","year":"1994"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB11","first-page":"1110","article-title":"Single port\/multiport memory synthesis in data path design","volume":"vol. 2","author":"Chen","year":"1990"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB12","series-title":"VLSI 89","first-page":"209","article-title":"Background memory synthesis for algebraic algorithms in multi processor DSP chips","author":"Verbauwhede","year":"1989"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB13","series-title":"Proceedings of the 26th ACM\/IEEE Design Automation Conference","first-page":"7","article-title":"A scheduling and resource allocation algorithm for hierarchical signal flow graph","author":"Patkonjak","year":"1989"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB14","series-title":"Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-90","first-page":"304","article-title":"Automatic high level synthesis of partitioned buses","author":"Ewering","year":"1990"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB15","series-title":"8th Design Automation Workshop","first-page":"155","article-title":"Wire routing by optimizing channel assignment within large aperture","author":"Hashimoto","year":"1971"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB16","series-title":"Proceedings of SIGPLAN'82 Symposium on Compiler Construction","first-page":"98","article-title":"Register allocation and spilling via graph coloring","volume":"17","author":"Chaitin","year":"1982"},{"key":"10.1016\/S0141-9331(98)00047-7_BIB17","series-title":"SIGPLAN'89 Conference on Programming Language Design and Implementation","first-page":"275","article-title":"Coloring heuristics for register allocation","author":"Briggs","year":"1989"},{"issue":"2","key":"10.1016\/S0141-9331(98)00047-7_BIB18","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/92.386218","article-title":"Background memory area estimation for multidimensional signal processing systems","volume":"3","author":"Balasa","year":"1995","journal-title":"IEEE Trans. VLSI systems"},{"issue":"8","key":"10.1016\/S0141-9331(98)00047-7_BIB19","doi-asserted-by":"crossref","DOI":"10.1109\/43.149767","article-title":"Predicting system-level area and delay for pipelined and non-pipelined designs","volume":"CAD-11","author":"Jain","year":"1992","journal-title":"IEEE Trans. Computer-Aided Des."},{"issue":"3","key":"10.1016\/S0141-9331(98)00047-7_BIB20","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.3169","article-title":"SEHWA: a software package for synthesis of pipelines from behavioral specifications","volume":"CAD-7","author":"Park","year":"1988","journal-title":"IEEE Trans. Computer-Aided Des."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000477?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000477?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T09:03:41Z","timestamp":1578474221000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933198000477"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,4]]},"references-count":20,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1998,4]]}},"alternative-id":["S0141933198000477"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(98)00047-7","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1998,4]]}}}