{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T07:00:59Z","timestamp":1747810859491},"reference-count":28,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1998,6]]},"DOI":"10.1016\/s0141-9331(98)00058-1","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"33-40","source":"Crossref","is-referenced-by-count":0,"title":["U-cache: A cost-effective solution to the virtual cache synonym problem"],"prefix":"10.1016","volume":"22","author":[{"given":"Jesung","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang Lyul","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong Sang","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(98)00058-1_BIB1","first-page":"22","article-title":"Performance features of the PA7100 microprocessor","volume":"13","author":"Asprey","year":"1993","journal-title":"Micro"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB2","author":"MIPS Computer Systems","year":"1991"},{"issue":"10","key":"10.1016\/S0141-9331(98)00058-1_BIB3","doi-asserted-by":"crossref","first-page":"1154","DOI":"10.1109\/12.257701","article-title":"A quantitative evaluation of cache types for high-performance computer systems","volume":"C-42","author":"Wu","year":"1993","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"10.1016\/S0141-9331(98)00058-1_BIB4","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB5","series-title":"Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"72","article-title":"Coherency for multiprocessor virtual address caches","author":"Goodman","year":"1987"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB6","series-title":"Proceedings of the 18th Annual Hawaii International Conference on System Sciences","first-page":"477","article-title":"Virtually addressed caches for multiprogramming and multiprocessing environments","author":"Knapp","year":"1985"},{"issue":"1","key":"10.1016\/S0141-9331(98)00058-1_BIB7","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1147\/sj.251.0004","article-title":"The IBM 3090 system: an overview","volume":"25","author":"Tucker","year":"1986","journal-title":"IBM System Journal"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB8","series-title":"Proceedings of the 16th Annual International Symposium on Computer Architecture","first-page":"140","article-title":"Organization and performance of a two-level virtual-real cache hierarchy","author":"Wang","year":"1989"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB9","series-title":"Proceedings of the First Mach USENIX Workshop","first-page":"31","article-title":"Mach on a virtually addressed cache architecture","author":"Chao","year":"1990"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB10","series-title":"Proceedings of the 1987 Summer USENIX Conference","first-page":"217","article-title":"Virtual address cache in Unix","author":"Cheng","year":"1987"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB11","series-title":"Proceedings of the 13th Annual International Symposium on Computer Architecture","first-page":"366","article-title":"Software-controlled caches in the VMP multiprocessor","author":"Cheriton","year":"1986"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB12","series-title":"Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"124","article-title":"Consistency management for virtually indexed caches","author":"Wheeler","year":"1992"},{"issue":"11","key":"10.1016\/S0141-9331(98)00058-1_BIB13","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1986.1663096","article-title":"Design decisions in SPUR","volume":"19","author":"Hill","year":"1986","journal-title":"Computer"},{"issue":"9","key":"10.1016\/S0141-9331(98)00058-1_BIB14","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1016\/S0141-9331(09)91005-5","article-title":"V-P cache: a storage efficient virtual cache organization","volume":"17","author":"Min","year":"1993","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB15","article-title":"Virtual-address caches","author":"Cekleov","year":"1990"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB16","series-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture","first-page":"335","article-title":"The TLB slice \u2014 a low-cost high-speed address translation mechanism","author":"Taylor","year":"1990"},{"issue":"4","key":"10.1016\/S0141-9331(98)00058-1_BIB17","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/138873.138876","article-title":"Page placement algorithms for large real-indexed caches","volume":"10","author":"Kessler","year":"1992","journal-title":"ACM Transactions on Computer Systems"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB18","article-title":"Page allocation to reduce access time of physical caches","author":"Bray","year":"1990"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB19","series-title":"Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"137","article-title":"Eliminating the address translation bottleneck for physical address cache","author":"Chiueh","year":"1992"},{"issue":"12","key":"10.1016\/S0141-9331(98)00058-1_BIB20","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A new solution to coherence problems in multicache systems","volume":"C-27","author":"Censier","year":"1978","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB21","series-title":"The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions","year":"1993"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB22","series-title":"The Cache Coherence Problem in Shared-Memory Multiprocessors: Software Solutions","year":"1996"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB23","series-title":"Proceedings of the 10th Annual International Symposium on Computer Architecture","first-page":"124","article-title":"Using cache memory to reduce processor-memory traffic","author":"Goodman","year":"1983"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB24","series-title":"Proceedings of the 12th Annual International Symposium on Computer Architecture","first-page":"276","article-title":"Implementing a cache consistency protocol","author":"Katz","year":"1985"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB25","series-title":"Proceedings of the 12th Annual International Symposium on Computer Architecture","first-page":"340","article-title":"Dynamic decentralized cache consistency schemes for MIMD parallel processors","author":"Rudolph","year":"1985"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB26","series-title":"Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"164","article-title":"Firefly: a multiprocessor workstation","author":"Thacker","year":"1987"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB27","article-title":"BACH: BYU address collection hardware, the collection of complete traces","author":"Flanagan","year":"1992"},{"key":"10.1016\/S0141-9331(98)00058-1_BIB28","series-title":"SPEC SDM release 1.1","author":"SPEC","year":"1992"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000581?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000581?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:52:53Z","timestamp":1555617173000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933198000581"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,6]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1998,6]]}},"alternative-id":["S0141933198000581"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(98)00058-1","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1998,6]]}}}