{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:20:14Z","timestamp":1733462414283,"version":"3.30.1"},"reference-count":19,"publisher":"Elsevier BV","issue":"3-4","license":[{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1998,8]]},"DOI":"10.1016\/s0141-9331(98)00076-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"165-174","source":"Crossref","is-referenced-by-count":0,"title":["Page-mapping techniques to reduce cache conflicts on CC-NUMA multiprocessors"],"prefix":"10.1016","volume":"22","author":[{"given":"Zhiyuan","family":"Li","sequence":"first","affiliation":[]},{"given":"Jian","family":"Fluang","sequence":"additional","affiliation":[]},{"given":"Guohua","family":"Jin","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(98)00076-3_BIB1","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford DASH Multiprocessor","volume":"25","author":"Lenoski","year":"1992","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB2","doi-asserted-by":"crossref","unstructured":"J. Kuskin, et al., The Stanford FLASH multiprocessor, in: Proc Int Sym on Computer Architecture, 1994, pp. 302\u2013313.","DOI":"10.1109\/ISCA.1994.288140"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB3","doi-asserted-by":"crossref","unstructured":"A. Agarwal, et al., The MIT alewife machine: a large-scale distributed-memory multiprocessor, Technical report 454, MIT\/LCS, 1991.","DOI":"10.1007\/978-1-4615-3604-8_13"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB4","unstructured":"Z. Vranesic, et al., The NUMAchine multiprocessor. technical report CS111-324, Computer Systems Research Institute, University of Toronto, 1995."},{"key":"10.1016\/S0141-9331(98)00076-3_BIB5","doi-asserted-by":"crossref","unstructured":"A. Nowatzyk, et al., The S3 mp scalable shared memory multiprocessor, in: Proc Int Sym on Computer Architecture, 1995.","DOI":"10.1109\/HICSS.1994.323149"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB6","doi-asserted-by":"crossref","unstructured":"T. Lovette, R. Clapp, STiNG: a CC-NUMA computer system for the commercial marketplace, in: Proc Int Sym on Computer Architecture, 1996, pp. 308\u2013317.","DOI":"10.1145\/232973.233006"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB7","unstructured":"Silicon Graphics, Inc., Origin and Onyx2 Programmer's Reference Manual. Document number: 007-3410-001, 1996."},{"key":"10.1016\/S0141-9331(98)00076-3_BIB8","doi-asserted-by":"crossref","unstructured":"A. Agarwal, D. Kranz, V. Natarajan, Automatic partitioning of parallel loops and data arrays for distributed shared memory multiprocessors, in: Proc International Conference on Parallel Processing, volume 1, Architecture, St Charles, IL, 1993, pp. 2\u201311.","DOI":"10.1109\/ICPP.1993.49"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB9","doi-asserted-by":"crossref","unstructured":"J. Anderson, M.S. Lam, Global optimizations for parallelism and locality on scalable parallel machines, in: Proc ACM SIGPLAN Conf on Prog, Lang Design and Imp, 1993, pp. 112\u2013125.","DOI":"10.1145\/155090.155101"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB10","doi-asserted-by":"crossref","unstructured":"K. Kennedy, U. Kremer, Automatic data layout for high performance fortran, in: Proc Supercomputing '95, 1995.","DOI":"10.1145\/224170.224495"},{"issue":"4","key":"10.1016\/S0141-9331(98)00076-3_BIB11","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/161541.159766","article-title":"Access normalization: loop restructuring for NUMA computers","volume":"11","author":"Li","year":"1993","journal-title":"ACM Trans on Computer Systems"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB12","doi-asserted-by":"crossref","unstructured":"T.N. Nguyen, Z. Li, Interprocedural Analysis for Loops Scheduling and Data Allocation, Parallel Computing, Special Issue on Languages and Compilers for Parallel Computers, 1998, in press.","DOI":"10.1016\/S0167-8191(98)00022-2"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB13","doi-asserted-by":"crossref","unstructured":"E. Bugnion, J. Anderson, T. Mowry, M. Rosenblum, M.S. Lam, Compiler-directed page coloring for multiprocessors, in: Proc of the 7th Int Sym on Architectural Support for Programming Languages and Operating Systems, 1996.","DOI":"10.1145\/237090.237195"},{"issue":"4","key":"10.1016\/S0141-9331(98)00076-3_BIB14","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/138873.138876","article-title":"Page placement algorithms for large real-indexed caches","volume":"10","author":"Kessler","year":"1992","journal-title":"ACM Trans on Computer Systems"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB15","unstructured":"T. Romer, D. Lee, B. Bershad, J. Chen, Dynamic page-mapping policies for cache conflict resolution on standard hardware, in: Proc of the First Symposium on Operating System Design and Implementation, 1994."},{"key":"10.1016\/S0141-9331(98)00076-3_BIB16","unstructured":"Standard Performance Evaluation Corporation, SPEC Newsletter, vols. 1\u20139, 1989\u20131997."},{"key":"10.1016\/S0141-9331(98)00076-3_BIB17","doi-asserted-by":"crossref","unstructured":"J. Gu, Z. Li, G. Lee, Experience with efficient array data-flow analysis for array privatization, in: Proc of Sixth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 1997, pp. 157\u2013167.","DOI":"10.1145\/263764.263785"},{"key":"10.1016\/S0141-9331(98)00076-3_BIB18","unstructured":"J.E. Veenstra, R.J. Fowler, MINT tutorial and users manual, technical report 452, Department of Computer Science, University of Rochester, 1993."},{"key":"10.1016\/S0141-9331(98)00076-3_BIB19","doi-asserted-by":"crossref","unstructured":"T. Chen, J.L. Bear, Reducing memory latency via non-blocking and prefetching caches, in: Proc of the Third Int Symposium on Architectural Support for Programming Languages and Operating System, 1992.","DOI":"10.1145\/143365.143486"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000763?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000763?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T20:33:48Z","timestamp":1733430828000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933198000763"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,8]]},"references-count":19,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1998,8]]}},"alternative-id":["S0141933198000763"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(98)00076-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[1998,8]]}}}