{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T06:05:43Z","timestamp":1762322743455},"reference-count":19,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1999,1]]},"DOI":"10.1016\/s0141-9331(98)00090-8","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"373-388","source":"Crossref","is-referenced-by-count":5,"title":["Field programmable gate array-based PCI interface for a coprocessor system"],"prefix":"10.1016","volume":"22","author":[{"given":"Kimmo","family":"Kuusilinna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jukka","family":"Saarinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"8","key":"10.1016\/S0141-9331(98)00090-8_BIB1","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1016\/0141-9331(96)82010-2","article-title":"TUTNC: a general purpose parallel computer for neural network computations","volume":"9","author":"H\u00e4m\u00e4l\u00e4inen","year":"1995","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(98)00090-8_BIB2","unstructured":"CompactPCI Specification, 2.0 R2.1, PCI Industrial Computers Manufacturers Group (PICMG), USA, 1997."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB3","unstructured":"C. Brown, E. Heit, Programmable logic can simplify connecting peripherals to the PCI bus, Altera Corporation, USA, 1994. (Reprint from ASIC & EDA, August 1994)."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB4","first-page":"18","article-title":"The hard facts about soft cores","volume":"41","author":"Lipman","year":"1996","journal-title":"Edn"},{"key":"10.1016\/S0141-9331(98)00090-8_BIB5","unstructured":"L. Waller, Focus report: cores and megacells, Integrated System Design Magazine, October (1996)."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB6","unstructured":"W. Questo, PCI Local Bus Version 2.2., http:\/\/www.pcisig.com\/reflector\/msg01432.html"},{"key":"10.1016\/S0141-9331(98)00090-8_BIB7","unstructured":"PCI Local Bus Specification. Revision 2.1, PCI Special Interest Group, USA, 1995."},{"issue":"7","key":"10.1016\/S0141-9331(98)00090-8_BIB8","first-page":"97","article-title":"Designing PCI-compliant master\/slave interfaces for add-on cards","volume":"40","author":"Rosenthal","year":"1995","journal-title":"Edn"},{"key":"10.1016\/S0141-9331(98)00090-8_BIB9","unstructured":"Intel 440FX PCIset 82441FX PCI and Memory Controller (PMC) and 82442FX Data Bus Accelerator (DBX), Intel Corporation, USA, 1996."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB10","first-page":"2","article-title":"PCI compliant\u2260PCI suitable","volume":"18","author":"Fawcett","year":"1995","journal-title":"Xcell"},{"key":"10.1016\/S0141-9331(98)00090-8_BIB11","unstructured":"J. Isoaho, DSP system development and optimization with field programmable gate arrays. Doctor of Technology Dissertation, Tampere University of Technology, Tampere, Finland, 1994."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB12","unstructured":"B. Fawcett, Designing a flexible PCI bus interface with programmable logic, in: PCI'95 Conference Proceedings, Annabooks, Santa Clara, CA, 1995, pp. 18\u201323."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB13","unstructured":"S. Wasson, High-speed state machine design, Integrated System Design Magazine, July (1995)."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB14","unstructured":"The Programmable Logic Data Book, Xilinx Inc., USA, 1996."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB15","unstructured":"Designing Flexible PCI Interfaces With Xilinx EPLDs. Version 2.0., Xilinx Inc., USA, 1995. (Application Note)."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB16","unstructured":"Fully Compliant PCI Interface in XC3164A-2 FPGA. Version 0.35, Xilinx Inc., USA, 1995. (Application Note)."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB17","unstructured":"ANSI\/IEEE Std 1076-1993, IEEE Standard VHDL Language Reference Manual, The Institute of Electrical and Electronics Engineers Inc., 1994."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB18","unstructured":"E. Solari, G. Willse, PCI Hardware and Software. 3rd ed., Annabooks, Santa Clara, CA, 1996."},{"key":"10.1016\/S0141-9331(98)00090-8_BIB19","unstructured":"PCI BIOS Specification. Revision 2.1, PCI Special Interest Group, USA, 1994."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000908?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933198000908?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:53:07Z","timestamp":1555617187000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933198000908"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,1]]},"references-count":19,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1999,1]]}},"alternative-id":["S0141933198000908"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(98)00090-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1999,1]]}}}