{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T20:09:20Z","timestamp":1648843760249},"reference-count":22,"publisher":"Elsevier BV","issue":"8-9","license":[{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1999,12]]},"DOI":"10.1016\/s0141-9331(99)00062-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"459-469","source":"Crossref","is-referenced-by-count":3,"title":["Practical VHDL optimization for timing critical FPGA applications"],"prefix":"10.1016","volume":"23","author":[{"given":"K","family":"Kuusilinna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J","family":"Saarinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(99)00062-9_BIB1","unstructured":"ANSI\/IEEE Std 1076-1993, IEEE Standard VHDL Language Reference Manual, The IEEE Inc., 1994."},{"issue":"2","key":"10.1016\/S0141-9331(99)00062-9_BIB2","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/233539.233540","article-title":"Combinational logic synthesis for LUT based field programmable gate arrays","volume":"1","author":"Cong","year":"1996","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB3","doi-asserted-by":"crossref","unstructured":"J. Cong, S. Xu, Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources, IEEE\/ACM International Conference on Computer-Aided Design, 8\u201312 November 1998, San Hose, California, pp. 40\u201345.","DOI":"10.1145\/288548.288558"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB4","doi-asserted-by":"crossref","unstructured":"G. Doncev, M. Leeser, S. Tarafdar, Truly rapid prototyping requires high level synthesis, Ninth International Workshop on Rapid System Prototyping, 3\u20135 June 1998, Leuven, Belgium, pp. 101\u2013106.","DOI":"10.1109\/IWRSP.1998.676676"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB5","doi-asserted-by":"crossref","unstructured":"H. Howe, Pre- and postsynthesis simulation mismatches, IEEE International Verilog HDL Conference, 31 March\u20133 April 1997, Santa Clara, California, pp. 24\u201331.","DOI":"10.1109\/IVC.1997.588528"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB6","unstructured":"IEEE Std 1076.4-1995, IEEE Standard for VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification, the IEEE Inc., 1996."},{"key":"10.1016\/S0141-9331(99)00062-9_BIB7","unstructured":"J. Isoaho, DSP system development and optimization with field programmable gate arrays (Doctor of Technology Dissertation), Tampere University of Technology, Tampere, 1994."},{"key":"10.1016\/S0141-9331(99)00062-9_BIB8","series-title":"System Requirements of Wireless Terminals for Future Multimedia Applications, Advances in Information Technologies: the Business Challenge","author":"Knuutila","year":"1997"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB9","doi-asserted-by":"crossref","unstructured":"M. Koegst, G. Franke, S. R\u00fclke, K. Feske, Multi-criterial state assignment for low power FSM design, 24th EUROMICRO Conference, 25\u201327 August 1998, V\u00e4ster\u00e5s, Sweden, pp. 261\u2013268.","DOI":"10.1109\/EURMIC.1998.711809"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB10","series-title":"Logic Synthesis Using Synopsys\u00ae","author":"Kurup","year":"1995"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB11","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1016\/S0141-9331(98)00090-8","article-title":"Field programmable gate array-based PCI interface for a coprocessor system","volume":"22","author":"Kuusilinna","year":"1999","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB12","doi-asserted-by":"crossref","unstructured":"M. Lehky, S. Bilik, Reducing FPGA design modification time, VHDL International Users\u2019 Forum, 19\u201322 October 1997, Arlington, Virginia, pp. 143\u2013149.","DOI":"10.1109\/VIUF.1997.623943"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB13","doi-asserted-by":"crossref","unstructured":"O. Mencer, M. Morf, M. Flynn, PAM-Blox: high performance FPGA design for adaptive computing, IEEE Symposium on FPGAs for Custom Computing Machines, 15\u201317 April 1998, Napa Valley, California, pp. 167\u2013174.","DOI":"10.1109\/FPGA.1998.707894"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB14","doi-asserted-by":"crossref","unstructured":"R. Murgai, R. Brayton, A. Sangiovanni-Vincentelli, Sequential synthesis for table look up PGA's, Euro ASIC'92, 1\u20135 June 1992, pp. 32\u201337.","DOI":"10.1109\/EUASIC.1992.228062"},{"issue":"3","key":"10.1016\/S0141-9331(99)00062-9_BIB15","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1145\/293625.293632","article-title":"Optimal clock period FPGA technology mapping for sequential circuits","volume":"3","author":"Pan","year":"1998","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB16","unstructured":"PCI Local Bus Specification, Revision 2.1, PCI Special Interest Group, USA, 1995."},{"key":"10.1016\/S0141-9331(99)00062-9_BIB17","unstructured":"PCI-X Addendum 1.0 Press Release, PCI Special Interest Group, USA, 1999 (http:\/\/www.pcisig.com\/newsroom\/1999\/pcix_review. pdf, last accessed 07\/16\/1999)."},{"key":"10.1016\/S0141-9331(99)00062-9_BIB18","unstructured":"The Programmable Logic Data Book, Xilinx Inc., 1996."},{"issue":"4","key":"10.1016\/S0141-9331(99)00062-9_BIB19","doi-asserted-by":"crossref","first-page":"508","DOI":"10.1109\/92.335018","article-title":"Automatic Synthesis of FPGA Channel architecture for routability and performance","volume":"2","author":"Roy","year":"1994","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"10.1016\/S0141-9331(99)00062-9_BIB20","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1109\/43.277616","article-title":"Empirical Evaluation of multilevel logic minimization tools for a lookup-table-based field-programmable gate array technology","volume":"12","author":"Schlag","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB21","doi-asserted-by":"crossref","unstructured":"H. Schmit, L. Arnstein, D. Thomas, E. Lagnese, Behavioral synthesis for FPGA-based computing, IEEE Workshop on FPGAs for Custom Computing Machines, 10\u201313 April 1994, Napa Valley, California, pp. 125\u2013132.","DOI":"10.1109\/FPGA.1994.315591"},{"key":"10.1016\/S0141-9331(99)00062-9_BIB22","article-title":"High-speed state machine design","volume":"July","author":"Wasson","year":"1995","journal-title":"Integrated System Design Magazine"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933199000629?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933199000629?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:53:50Z","timestamp":1555617230000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933199000629"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,12]]},"references-count":22,"journal-issue":{"issue":"8-9","published-print":{"date-parts":[[1999,12]]}},"alternative-id":["S0141933199000629"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(99)00062-9","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1999,12]]}}}