{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T12:51:34Z","timestamp":1759495894325},"reference-count":27,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[2000,3,1]],"date-time":"2000-03-01T00:00:00Z","timestamp":951868800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2000,3]]},"DOI":"10.1016\/s0141-9331(99)00063-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T21:47:04Z","timestamp":1027633624000},"page":"561-572","source":"Crossref","is-referenced-by-count":6,"title":["A guide to migrating from microprocessor to FPGA coping with the support tool limitations"],"prefix":"10.1016","volume":"23","author":[{"given":"E.A","family":"Bezerra","sequence":"first","affiliation":[]},{"given":"M.P","family":"Gough","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(99)00063-0_BIB1","doi-asserted-by":"crossref","unstructured":"Graham, P., Nelson, B., A hardware genetic algorithm for the travelling salesman problem on SPLASH 2, Fifth International Workshop on Field Programmable Logic and Applications, Oxford, England, August 1995, pp. 352\u2013361.","DOI":"10.1007\/3-540-60294-1_129"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB2","doi-asserted-by":"crossref","unstructured":"M.J. Wirthlin, B.L. Hutchings, DISC: the dynamic instruction set computer, Field Programmable Gate Arrays for Fast BoardDevelopment and Reconfigurable Computing, 1995, pp. 92\u2013103.","DOI":"10.1117\/12.221328"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB3","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/2.642810","article-title":"Seeking solutions in configurable computing","volume":"November","author":"Mangione-Smith","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB4","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1038\/scientificamerican0697-66","article-title":"Configurable computing","volume":"June","author":"Villasenor","year":"1997","journal-title":"Scientific American"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB5","unstructured":"Z. Saleeba, A self-reconfiguring computer system, PhD thesis, Department of Computer Science, Monash University, Victoria, Australia, 1997."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB6","unstructured":"A. DeHon, Reconfigurable architectures for general-purpose computing, PhD thesis, Artificial Intelligence Laboratory, MIT, USA, 1996."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB7","first-page":"75","article-title":"CPU and DSP cores vie for ASIC designers' attention","volume":"January","author":"Turley","year":"1997","journal-title":"Computer Design"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB8","doi-asserted-by":"crossref","unstructured":"J. Davidson, FPGA implementation of a reconfigurable microprocessor, Proceedings of the IEEE Custom Integrated Circuits Conference, 1993, pp. 3.2.1\u20133.2.4.","DOI":"10.1109\/CICC.1993.590366"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB9","doi-asserted-by":"crossref","unstructured":"E. Mirsky, A. DeHon, MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources, Proceedings on FPGAs Custom Computing Machines, IEEE CS Press, Los Alamitos, CA, 1996, pp. 157\u2013166.","DOI":"10.1109\/FPGA.1996.564808"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB10","unstructured":"IEEE, P1076.6\/D1.12 Draft Standard for VHDL Register Transfer Level Synthesis, IEEE, 1998."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB11","unstructured":"Xilinx, Synthesis and Simulation Design Guide, Xilinx, 1998."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB12","unstructured":"Synplicity, Synplify Better Synthesis\u2014User Guide release 5.0, Synplicity, 1998."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB13","series-title":"VHDL","author":"Perry","year":"1993"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB14","unstructured":"Frontier Design, A|rt Builder (http:\/\/www.frontierd.com\/), Frontier Design, 1999."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB15","unstructured":"M. Aubury, R. Watts, Handel-C Compiler, Release 1 Documentation and User's Manual, Oxford University Computing Laboratory, Oxford, 1995."},{"issue":"8","key":"10.1016\/S0141-9331(99)00063-0_BIB16","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","article-title":"Communicating Sequential Processes","volume":"21","author":"Hoare","year":"1978","journal-title":"Communcations of the ACM"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB17","doi-asserted-by":"crossref","unstructured":"M. Chu et al., Object oriented circuit-generators in Java, Proceedings of the International Symposium on Field-Programmable Gate Arrays for Custom Computing Machines (FCCM'98), 1998.","DOI":"10.1109\/FPGA.1998.707893"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB18","unstructured":"Intel, Intel Architecture Optimization\u2014Reference Manual, Intel Corporation, 1999."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB19","unstructured":"E. Bezerra et al., Improving the dependability of embedded systems using configurable computing technology, XIV International Symposium on Computer and Information Sciences (ISCIS'99), Izmir, Turkey 1999."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB20","doi-asserted-by":"crossref","unstructured":"F. Vargas et al., Optimizing HW\/SW codesign towards reliability for critical-application systems, Fourth International IEEE On-Line Testing Workshop, Capri, Italy, 1998, pp. 17\u201322.","DOI":"10.1109\/ATS.1998.741584"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB21","unstructured":"D. Borrione, From HDL descriptions to guaranteed correct circuit designs, Proceedings of the IFIP, 1987."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB22","series-title":"Digital Methods for Signal Analysis","author":"Beauchamp","year":"1979"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB23","doi-asserted-by":"crossref","unstructured":"M.P. Gough, Particle correlator instruments in space: performance limitations successes, and the future, American Geophysics Union, Geophysical Monograph, vol. 102, 1998, pp. 333\u2013338.","DOI":"10.1029\/GM102p0333"},{"key":"10.1016\/S0141-9331(99)00063-0_BIB24","unstructured":"Xilinx, Coregen (http:\/\/www.xilinx.com\/products\/logicore\/coregen), Xilinx, 1999."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB25","unstructured":"M. Figueiredo, T. Graessle, VHDL Style Guide, Adaptive Scientific Data Processing group (http:\/\/fpga.gsfc.nasa.gov\/asdp\/index.htm), 1999."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB26","unstructured":"Xilinx, The Programmable Logic Data Book, Xilinx, San Jose, 1999."},{"key":"10.1016\/S0141-9331(99)00063-0_BIB27","unstructured":"Altera, Altera Data Book, Altera, 1998."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933199000630?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933199000630?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T19:04:21Z","timestamp":1580843061000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933199000630"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,3]]},"references-count":27,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2000,3]]}},"alternative-id":["S0141933199000630"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(99)00063-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2000,3]]}}}