{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T16:10:32Z","timestamp":1649088632766},"reference-count":15,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[2004,4,1]],"date-time":"2004-04-01T00:00:00Z","timestamp":1080777600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems and Software"],"published-print":{"date-parts":[[2004,4]]},"DOI":"10.1016\/s0164-1212(02)00150-4","type":"journal-article","created":{"date-parts":[[2003,10,9]],"date-time":"2003-10-09T04:37:07Z","timestamp":1065674227000},"page":"71-82","source":"Crossref","is-referenced-by-count":2,"title":["Improving workload balance and code optimization on processor-in-memory systems"],"prefix":"10.1016","volume":"71","author":[{"given":"Slo-Li","family":"Chu","sequence":"first","affiliation":[]},{"given":"Tsung-Chuan","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Lan-Chi","family":"Lee","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0164-1212(02)00150-4_BIB1","doi-asserted-by":"crossref","unstructured":"Carr, S., 1996. Combining optimization for cache and instruction-level parallelism. In: Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques. pp. 238\u2013247","DOI":"10.1109\/PACT.1996.552672"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB2","unstructured":"Granacki, J., et al. 1998. Data Intensive Architecture: DIVA, Available from <http:\/\/www.isi.edu\/asd\/diva\/>"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB3","unstructured":"Huang, T.C., Chu, S.L., SAGE: 2000. A new analysis and optimization system for FlexRAM architecture. In: Proceedings of 2nd Workshop on Intelligent Memory Systems, Cambridge, MA, November 12"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB4","unstructured":"Huang, T.C., Chu, S.L., 2001. A new analysis approach for intelligent memory systems. In: Proceedings of ISCA 16th International Conference on Computers and their Applications, Seattle, WA, March 2001. pp. 452\u2013457"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB5","unstructured":"Jim\u00e9nez, M., 1999. Multilevel tiling for non-rectangular iteration spaces. Ph.D. Thesis, Departamento de Arquittectura de Computadores, Universitat Polit\u00e9cnica de Catalunya"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB6","doi-asserted-by":"crossref","unstructured":"Judd, D., Yelick, K., 2000. Exploiting on-chip memory bandwidth in the VIRAM compiler. In: Proceedings of 2nd Workshop on Intelligent Memory Systems, Cambridge, MA, November 12","DOI":"10.1007\/3-540-44570-6_8"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB7","doi-asserted-by":"crossref","unstructured":"Kang, Y., Huang, W., Yoo, S., Keen, D., Ge, Z., Lam, V., Pattnaik, P., Torrellas, J., 1999. FlexRAM: Toward an advanced intelligent memory system. In: Proceedings of International Conference on Computer Design (ICCD), Austin, TX, October 1999","DOI":"10.1109\/ICCD.1999.808425"},{"issue":"1","key":"10.1016\/S0164-1212(02)00150-4_BIB8","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/356683.356686","article-title":"A survey of parallel machine organization and programming","volume":"9","author":"Kuck","year":"1977","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/S0164-1212(02)00150-4_BIB9","doi-asserted-by":"crossref","unstructured":"Moritz, C.A., Frank, M., Amarasinghe, S., 2000. FlexCache: A framework for flexible compiler generated data caching. In: Proceedings of 2nd Workshop on Intelligent Memory Systems, Cambridge, MA, November 12","DOI":"10.1007\/3-540-44570-6_9"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB10","doi-asserted-by":"crossref","unstructured":"Oskin, M., Chong, F.T., Sherwood, T., 1998. Active Page: A computation model for intelligent memory. Computer architecture. In: Proceedings of the 25th Annual International Symposium on Computer Architecture. pp. 192\u2013203","DOI":"10.1109\/ISCA.1998.694774"},{"issue":"March\/April","key":"10.1016\/S0164-1212(02)00150-4_BIB11","first-page":"33","article-title":"A case for intelligent DRAM","author":"Patterson","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB12","series-title":"Numerical Recipes in Fortran 77","author":"Press","year":"1992"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB13","doi-asserted-by":"crossref","unstructured":"Veenstra, J., Fowler, R., 1994. MINT: A front end for efficient simulation of shared-memory multiprocessors. In: Proceedings of MAS-COTS\u201994, January 1994. pp. 201\u2013207","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB14","doi-asserted-by":"crossref","unstructured":"Veidenbaum, A.V., Tang, W., Gupta, R., Nicolau, A., Ji, X., 1999. Adapting cache line size to application behavior. In: Proceedings of ICS\u201999, June","DOI":"10.1145\/305138.305188"},{"key":"10.1016\/S0164-1212(02)00150-4_BIB15","doi-asserted-by":"crossref","unstructured":"Wang, K.Y., 1994. Precise compile-time performance prediction for superscalar-based computers. In: Proceedings of the ACM SIGPLAN \u201994 Conference on Programming Language Design and Implementation, pp. 73\u201384","DOI":"10.1145\/178243.178250"}],"container-title":["Journal of Systems and Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0164121202001504?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0164121202001504?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T22:56:43Z","timestamp":1585177003000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0164121202001504"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,4]]},"references-count":15,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2004,4]]}},"alternative-id":["S0164121202001504"],"URL":"https:\/\/doi.org\/10.1016\/s0164-1212(02)00150-4","relation":{},"ISSN":["0164-1212"],"issn-type":[{"value":"0164-1212","type":"print"}],"subject":[],"published":{"date-parts":[[2004,4]]}}}