{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T05:29:22Z","timestamp":1734154162395,"version":"3.30.2"},"reference-count":32,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T00:00:00Z","timestamp":1078099200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems and Software"],"published-print":{"date-parts":[[2004,3]]},"DOI":"10.1016\/s0164-1212(03)00071-2","type":"journal-article","created":{"date-parts":[[2003,10,15]],"date-time":"2003-10-15T15:38:36Z","timestamp":1066232316000},"page":"229-244","source":"Crossref","is-referenced-by-count":12,"title":["Object-based hardware\/software component interconnection model for interface design in system-on-a-chip circuits"],"prefix":"10.1016","volume":"70","author":[{"given":"W.","family":"Ces\u00e1rio","sequence":"first","affiliation":[]},{"given":"L.","family":"Gauthier","sequence":"additional","affiliation":[]},{"given":"D.","family":"Lyonnard","sequence":"additional","affiliation":[]},{"given":"G.","family":"Nicolescu","sequence":"additional","affiliation":[]},{"given":"A.A.","family":"Jerraya","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0164-1212(03)00071-2_BIB1","doi-asserted-by":"crossref","unstructured":"Alexander, P., Kamath, R., Barton, D., 2000. System specification in Rosetta. In: Proceedings of the 7th IEEE International Conference and Workshop on the Engineering of Computer Based Systems","DOI":"10.1109\/ECBS.2000.839889"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB2","doi-asserted-by":"crossref","unstructured":"Baghdadi, A., Lyonnard, D., Zergainoh, N-E., Jerraya, A.A., 2001. An efficient architecture model for systematic design of application-specific multiprocessor SoC. In: Proceedings of Design Automation and Test in Europe, March","DOI":"10.1109\/DATE.2001.915001"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB3","doi-asserted-by":"crossref","unstructured":"Buck, J., Vaidyanatham, R., 2000. Heterogeneous modeling and simulation of embedded systems in El Greco. In: Proceedings of the 8th International Workshop on Hardware\/Software Codesign (CODES), San Diego, CA","DOI":"10.1145\/334012.334042"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB4","unstructured":"Cadence Design Systems, Inc., VCC: Virtual Component Co-design, Available from http:\/\/www.cadence.com\/products\/vcc.html\/"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB5","doi-asserted-by":"crossref","unstructured":"Ces\u00e1rio, W., Nicolescu, G., Gauthier, L., Lyonnard D., Jerraya, A.A., 2001. Colif: a multilevel design representation for application-specific multiprocessor system-on-chip design. In: Proceedings of the 12th IEEE International Workshop on Rapid System Prototyping, California, USA, June","DOI":"10.1109\/IWRSP.2001.933847"},{"article-title":"Surviving The SOC Revolution\u2013\u2013A Guide to Platform-based Design","year":"1999","author":"Chang","key":"10.1016\/S0164-1212(03)00071-2_BIB6"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB7","unstructured":"Connell, J., Johnson, B., 2002. In: Early HW\/SW Integration Using SystemC v2.0. Embedded Systems Conference, San Francisco, 12\u201316 March"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB8","doi-asserted-by":"crossref","unstructured":"Ernst, R., Ziegenbein, D., Richter, K., Teich, L., 1999. Hardware\/software co-design of embedded systems\u2013\u2013the SPI workbench. In: Proceedings of the IEEE Workshop on VLSI\u201999, Orlando, pp. 9\u201317","DOI":"10.1109\/IWV.1999.760458"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB9","doi-asserted-by":"crossref","unstructured":"Ferrari, A., Sangiovanni-Vincentelli, A., 1999. System design: traditional concepts and new paradigms. In: Proceedings of the ICCD, Austin, TX, USA, October, pp. 1\u201312","DOI":"10.1109\/ICCD.1999.808256"},{"year":"2000","series-title":"SpecC Specification Language and Methodology","author":"Gajski","key":"10.1016\/S0164-1212(03)00071-2_BIB10"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB11","unstructured":"Garg, P., Shukla, S., Gupta, R.K., 2001. Efficient usage of concurrency models in an object-based co-design framework. In: Proceedings of the Design, Automation and Test in Europe, Munich, Germany"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB12","doi-asserted-by":"crossref","unstructured":"Gauthier, L., Yoo, S., Jerraya, A.A., 2001. Automatic generation and targeting of application specific operating systems and embedded systems software. In: Proceedings of the Design, Automation and Test in Europe (DATE), Germany","DOI":"10.1109\/DATE.2001.915098"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB13","doi-asserted-by":"crossref","unstructured":"Jerraya, A.A., Baghdadi, A., Ces\u00e1rio, W., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., 2001. Application-Specific Multiprocessor Systems-on-Chip, SASIMI","DOI":"10.1016\/S0026-2692(02)00070-8"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB14","doi-asserted-by":"crossref","unstructured":"Keutzer, K., Newton, R., et al., 1999. The MARCO\/DARPA Gigascale Silicon Research Center. In: Proceedings of the IEEE International Conference on Computer Design, Austin, TX","DOI":"10.1109\/ICCD.1999.808257"},{"issue":"12","key":"10.1016\/S0164-1212(03)00071-2_BIB15","doi-asserted-by":"crossref","DOI":"10.1109\/43.898830","article-title":"System-level design: orthogonalization of concerns and platform-based design","volume":"19","author":"Keutzer","year":"2000","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB16","unstructured":"Lee, E.A. et al., 1999. Ptolemy-II: heterogeneous concurrent modeling and design in Java. Technical Report UCB\/ERL No. M99\/40, CA 94720, July 19"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB17","unstructured":"Lee, E.A., Neuendorffer, S., 2000. MoML\u2013\u2013A Modeling Markup Language in XML\u2013\u2013Version 0.4. Technical Report UCB\/ERL M00\/12, March 14"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB18","doi-asserted-by":"crossref","unstructured":"Lennard, C., Schaumont, P., Jong, G., Haverinen, A., Hardee, P., 2000. Standards for system-level design: practical reality or solution in search of a question? In: Proceedings of Design, Automation and Test in Europe Conference, Paris, France","DOI":"10.1145\/343647.343859"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB19","doi-asserted-by":"crossref","unstructured":"Lyonnard, D., Yoo, S., Baghdadi, A., Jerraya, A.A., 2001. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. In: Proceedings of the Design Automation Conference (DAC), Las Vegas, EUA","DOI":"10.1145\/378239.379015"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB20","doi-asserted-by":"crossref","unstructured":"Martin, G., 1998. Design methodologies for system level IP. In: Proceedings of Design, Automation and Test in Europe (DATE), Paris, France","DOI":"10.1109\/DATE.1998.655869"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB21","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/35.841831","article-title":"Zipper VDSL: a solution for robust Duplex communication over telephone lines","author":"Mestdagh","year":"2000","journal-title":"IEEE Communication Magazine"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB22","doi-asserted-by":"crossref","unstructured":"Nava, M.D., Okvist, G.S., 2001. The Zipper prototype: a complete and flexible VDSL multi-carrier solution. ST Journal (special issue xDSL) September","DOI":"10.1109\/MCOM.2002.1106165"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB23","doi-asserted-by":"crossref","unstructured":"Nicolescu, G., Yoo, S., Jerraya, A.A., 2001. Mixed-level cosimulation for fine gradual refinement of communication in SoC design. In: Proceedings of the Design, Automation and Test in Europe (DATE), Germany","DOI":"10.1109\/DATE.2001.915113"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB24","unstructured":"OSCI\u2013\u2013The Open SystemC\u2122 Initiative. Available from http:\/\/www.systemc.org\/"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB25","unstructured":"UML\u2013\u2013Universal Modeling Language, Rational Software Corporation. Available from http:\/\/www.rational.com\/uml\/"},{"issue":"12","key":"10.1016\/S0164-1212(03)00071-2_BIB26","article-title":"Formal models for embedded system design","volume":"17","author":"Sangiovanni-Vincentelli","year":"2000","journal-title":"IEEE Design and Test of Computers"},{"year":"1994","series-title":"Real-Time Object-Oriented Modeling","author":"Selic","key":"10.1016\/S0164-1212(03)00071-2_BIB27"},{"issue":"4","key":"10.1016\/S0164-1212(03)00071-2_BIB28","article-title":"Automatic synthesis of communication controller hardware from protocol specifications","volume":"19","author":"Siegmund","year":"2002","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB29","doi-asserted-by":"crossref","unstructured":"Svarstad, K., Nicolescu, G., Jerraya, A.A., 2001. A model for describing communication between aggregate objects in the specification and design of embedded systems. In: Proceedings of the Design, Automation and Test in Europe (DATE), Germany","DOI":"10.1109\/DATE.2001.915004"},{"issue":"4","key":"10.1016\/S0164-1212(03)00071-2_BIB30","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1007\/BF00209910","article-title":"CoWare\u2013\u2013a design environment for heterogeneous hardware\/software systems","volume":"1","author":"Verkest","year":"1996","journal-title":"Design Automation for Embedded Systems"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB31","unstructured":"VSIA, Virtual Socket Interface Alliance\u2019s. Available from http:\/\/www.vsi.org\/"},{"key":"10.1016\/S0164-1212(03)00071-2_BIB32","doi-asserted-by":"crossref","unstructured":"Yoo, S., Nicolescu, G., Lyonnard, D., Baghdadi, A., Jerraya, A.A., 2001. A generic wrapper architecture for multi-processor SoC cosimulation and design. In: International Symposium on HW\/SW Codesign (CODES)","DOI":"10.1145\/371636.371722"}],"container-title":["Journal of Systems and Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0164121203000712?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0164121203000712?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T02:09:53Z","timestamp":1734142193000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0164121203000712"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,3]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,3]]}},"alternative-id":["S0164121203000712"],"URL":"https:\/\/doi.org\/10.1016\/s0164-1212(03)00071-2","relation":{},"ISSN":["0164-1212"],"issn-type":[{"type":"print","value":"0164-1212"}],"subject":[],"published":{"date-parts":[[2004,3]]}}}