{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T05:30:11Z","timestamp":1734067811570,"version":"3.30.2"},"reference-count":10,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Signal Processing"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s0165-1684(03)00132-4","type":"journal-article","created":{"date-parts":[[2003,6,3]],"date-time":"2003-06-03T00:25:55Z","timestamp":1054599955000},"page":"2011-2020","source":"Crossref","is-referenced-by-count":3,"title":["Pipelined area-efficient digit serial divider"],"prefix":"10.1016","volume":"83","author":[{"given":"A.E.","family":"Bashagha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/S0165-1684(03)00132-4_BIB1","doi-asserted-by":"crossref","first-page":"857","DOI":"10.1109\/82.700933","article-title":"Bit Level pipelined digit serial array processors","volume":"45","author":"Aggoun","year":"1998","journal-title":"IEEE Trans. Circuits and Systems"},{"issue":"3","key":"10.1016\/S0165-1684(03)00132-4_BIB2","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1016\/S0165-1684(99)00100-0","article-title":"VLSI generalised digit serial architecture for multiplication, division and square root","volume":"79","author":"Bashagha","year":"1999","journal-title":"Signal Process."},{"key":"10.1016\/S0165-1684(03)00132-4_BIB3","doi-asserted-by":"crossref","unstructured":"A.E. Bashagha, Novel radix-2k division algorithm, IEEE International Symposium on Circuits, and Systems, ISCAS\u201901, Sydney, Australia, 6\u20139 May 2001, pp. IV-318\u2013321.","DOI":"10.1109\/ISCAS.2001.922236"},{"year":"1985","series-title":"Digital Computer Arithmetic: Design and Implementation","author":"Cavanagh","key":"10.1016\/S0165-1684(03)00132-4_BIB4"},{"issue":"12","key":"10.1016\/S0165-1684(03)00132-4_BIB5","doi-asserted-by":"crossref","first-page":"1585","DOI":"10.1109\/82.746672","article-title":"Systematic design of high-speed and low-power digit serial multipliers","volume":"45","author":"Chang","year":"1998","journal-title":"IEEE Trans. Circuits and Systems"},{"year":"1994","series-title":"Division and Square Root: Digit Recurrence Algorithms","author":"Ercegovac","key":"10.1016\/S0165-1684(03)00132-4_BIB6"},{"issue":"6","key":"10.1016\/S0165-1684(03)00132-4_BIB7","doi-asserted-by":"crossref","first-page":"707","DOI":"10.1109\/31.55029","article-title":"Digit-serial processing techniques","volume":"37","author":"Hartley","year":"1990","journal-title":"IEEE Trans. Circuits and Systems"},{"issue":"4","key":"10.1016\/S0165-1684(03)00132-4_BIB8","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/31.75394","article-title":"A systematic approach for design of digit serial signal processing architectures","volume":"38","author":"Parhi","year":"1991","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"10.1016\/S0165-1684(03)00132-4_BIB9","doi-asserted-by":"crossref","unstructured":"S.G. Smith, M.S. McGregor, P.B. Denyer, Techniques to increase the computational throughput of bit-serial architectures, IEEE International Conference on Acoustics, Speech and Signal Processing (ICASP\u201987), 1987, pp. 543\u2013554.","DOI":"10.1109\/ICASSP.1987.1169696"},{"issue":"4","key":"10.1016\/S0165-1684(03)00132-4_BIB10","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1049\/ip-cdt:19990524","article-title":"Design of fast radix-4 SRT divider and its VLSI implementation","volume":"146","author":"Wey","year":"1999","journal-title":"IEE Proc. Comput. Digital Tech."}],"container-title":["Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0165168403001324?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0165168403001324?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T20:00:21Z","timestamp":1734033621000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0165168403001324"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":10,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S0165168403001324"],"URL":"https:\/\/doi.org\/10.1016\/s0165-1684(03)00132-4","relation":{},"ISSN":["0165-1684"],"issn-type":[{"type":"print","value":"0165-1684"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}