{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T02:38:37Z","timestamp":1649039917268},"reference-count":30,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Signal Processing"],"published-print":{"date-parts":[[1999,12]]},"DOI":"10.1016\/s0165-1684(99)00095-x","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T00:56:40Z","timestamp":1027645000000},"page":"213-222","source":"Crossref","is-referenced-by-count":1,"title":["A computational engine for multirate FIR digital filtering"],"prefix":"10.1016","volume":"79","author":[{"given":"S","family":"Ramanathan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V","family":"Visvanathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K","family":"Nandy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0165-1684(99)00095-X_BIB1","unstructured":"A.V. Oppenheim, R.W. Schafer, Discrete-Time Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1989."},{"issue":"3","key":"10.1016\/S0165-1684(99)00095-X_BIB2","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/92.609876","article-title":"A reconfigurable VLSI coprocessing system for the block matching algorithm","volume":"5","author":"Bugeja","year":"1997","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB3","unstructured":"Coding of moving pictures and associated audio for digital storage media at upto about 1.5Mb\/s, ISO\/IEC 11172-3, August 1993."},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB4","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/92.486078","article-title":"A CMOS IC for Gb\/s viterbi decoding: system design and VLSI implementation","volume":"4","author":"Dawid","year":"1996","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"4","key":"10.1016\/S0165-1684(99)00095-X_BIB5","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1109\/92.736133","article-title":"Synthesis of folded architectures for multirate DSP algorithms","volume":"6","author":"Denk","year":"1998","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB6","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/92.486079","article-title":"System design for pixel-parallel image processing","volume":"4","author":"Gealow","year":"1996","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"4","key":"10.1016\/S0165-1684(99)00095-X_BIB7","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/92.645069","article-title":"Embedded power supply for low-power DSP","volume":"5","author":"Gutnik","year":"1997","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB8","unstructured":"GX3 \u2014 Graphics Accelerator Chip, S3 Inc., http:\/\/www.s3.com."},{"issue":"5","key":"10.1016\/S0165-1684(99)00095-X_BIB9","doi-asserted-by":"crossref","first-page":"1136","DOI":"10.1109\/4.62134","article-title":"A voltage reduction technique for battery-operated systems","volume":"25","author":"Kaenel","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB10","doi-asserted-by":"crossref","unstructured":"M. Kahrs (Ed.), The past, present and future of audio signal processing, Audio and Electroacoustics Technical Committee, IEEE Signal Process. Mag. (September 1997) 30\u201357.","DOI":"10.1109\/79.618000"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB11","unstructured":"S.Y. Kung, VLSI Array Processors, Prentice-Hall, Englewood Cliffs, NJ, 1988."},{"key":"10.1016\/S0165-1684(99)00095-X_BIB12","unstructured":"M. Mouly, M.-B. Pantet, The GSM System for Mobile Communications, rue Elis\u00e9 e Reclus, F-91120 Palaiseau, France."},{"key":"10.1016\/S0165-1684(99)00095-X_BIB13","unstructured":"Motorola DSP Processor, Latest in 56600 Series, Motorola Inc., http:\/\/www.mot.com."},{"key":"10.1016\/S0165-1684(99)00095-X_BIB14","unstructured":"MPEG-4 Standard from Motion Picture Experts Group."},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB15","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/BF02406474","article-title":"High-level algorithm and architecture transformations for DSP synthesis","volume":"9","author":"Parhi","year":"1995","journal-title":"VLSI Signal Process."},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB16","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/4.109555","article-title":"Synthesis of control circuits in folded pipelined DSP architectures","volume":"27","author":"Parhi","year":"1992","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"10.1016\/S0165-1684(99)00095-X_BIB17","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/43.486662","article-title":"Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination","volume":"15","author":"Potkonjak","year":"1996","journal-title":"IEEE Trans. Computer-Aided Des. Integrated Circuits Systems"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB18","doi-asserted-by":"crossref","unstructured":"J. Rabaey, L. Guera, R. Mehra, Design guidance in the power dimension, in: Proceedings of IEEE ICASSP, 1995, pp. 2837\u20132840.","DOI":"10.1109\/ICASSP.1995.479435"},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB19","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1109\/92.555994","article-title":"Design of an ASIP architecture for low-level visual elaborations","volume":"5","author":"Raffo","year":"1997","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB20","doi-asserted-by":"crossref","unstructured":"S. Ramanathan, V. Visvanathan, Low-power configurable processor array for DLMS adaptive filtering, in: Proceedings 10th International Conference on VLSI Design Hyderabad, India, IEEE Press, New York, January 1997, pp. 198\u2013203.","DOI":"10.1109\/ICVD.1997.568076"},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB21","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/S0167-9260(98)00013-3","article-title":"Low-power pipelined LMS adaptive filter architectures with minimal adaptation delay","volume":"27","author":"Ramanathan","year":"1999","journal-title":"INTEGRATION, the VLSI J."},{"key":"10.1016\/S0165-1684(99)00095-X_BIB22","unstructured":"S. Ramanathan, V. Visvanathan, S.K. Nandy, Architectural synthesis of low-power computational engines for LMS adaptive filtering, in: International Conference on Signal Processing Applications and Technology, Canada, September 1998, pp. 1460\u20131465."},{"key":"10.1016\/S0165-1684(99)00095-X_BIB23","doi-asserted-by":"crossref","unstructured":"S. Ramanathan, V. Visvanathan, S.K. Nandy, Architectural synthesis of computational engines for subband adaptive filtering, VLSI Signal Process. 22 (3) (September 1999) 173\u2013195.","DOI":"10.1023\/A:1008177205744"},{"issue":"5","key":"10.1016\/S0165-1684(99)00095-X_BIB24","doi-asserted-by":"crossref","first-page":"1276","DOI":"10.1109\/78.575700","article-title":"Low-power adaptive filter architectures and their application to 51.84 Mb\/s ATM-LAN","volume":"45","author":"Shanbhag","year":"1997","journal-title":"IEEE Trans. Signal Process."},{"issue":"1","key":"10.1016\/S0165-1684(99)00095-X_BIB25","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/92.486080","article-title":"Predictive system shutdown and other architectural techniques for energy efficient programmable computation","volume":"4","author":"Srivastava","year":"1996","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB26","unstructured":"TI DSP Processor, TMS320C6X, TI Inc., http:\/\/www.ti.com."},{"key":"10.1016\/S0165-1684(99)00095-X_BIB27","unstructured":"P.P. Vaidyanathan, Multirate Systems and Filter Banks, Prentice-Hall, Englewood Cliffs, NJ, 1993."},{"issue":"3","key":"10.1016\/S0165-1684(99)00095-X_BIB28","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/TASSP.1987.1165137","article-title":"A theory of multirate filter banks","volume":"35","author":"Vetterli","year":"1987","journal-title":"IEEE Trans. Acoustic Speech Signal Processing"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB29","doi-asserted-by":"crossref","unstructured":"V. Visvanathan, N. Mohanty, S. Ramanathan, An area-efficient systolic architecture for real-time VLSI finite impulse response filters, in: Proceedings of the 6th International Conference on VLSI Design, Bombay, India, IEEE Press, New York, January 1993, pp. 166\u2013171.","DOI":"10.1109\/ICVD.1993.669671"},{"key":"10.1016\/S0165-1684(99)00095-X_BIB30","unstructured":"V. Visvanathan, S. Ramanathan, Synthesis of energy-efficient configurable processor array, in: 1st International Workshop on Parallel Processing, Bangalore, India, Tata McGraw-Hill, New Delhi, December 1994, pp. 627\u2013632."}],"container-title":["Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016516849900095X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016516849900095X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T09:22:03Z","timestamp":1555406523000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016516849900095X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,12]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1999,12]]}},"alternative-id":["S016516849900095X"],"URL":"https:\/\/doi.org\/10.1016\/s0165-1684(99)00095-x","relation":{},"ISSN":["0165-1684"],"issn-type":[{"value":"0165-1684","type":"print"}],"subject":[],"published":{"date-parts":[[1999,12]]}}}