{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T21:13:26Z","timestamp":1648761206821},"reference-count":17,"publisher":"Elsevier BV","issue":"1-3","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":5311,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Discrete Applied Mathematics"],"published-print":{"date-parts":[[1999,1]]},"DOI":"10.1016\/s0166-218x(98)00086-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T19:07:02Z","timestamp":1027624022000},"page":"89-114","source":"Crossref","is-referenced-by-count":1,"title":["Transistor chaining in static CMOS functional cells of arbitrary planar topology"],"prefix":"10.1016","volume":"90","author":[{"given":"Bradley S","family":"Carlson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.Y.Roger","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dikran S","family":"Meliksetian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/S0166-218X(98)00086-9_BIB1","doi-asserted-by":"crossref","first-page":"737","DOI":"10.1109\/43.31531","article-title":"Depth-first-search and dynamic programming algorithms for efficient CMOS cell generation","volume":"8","author":"Bar-Yehuda","year":"1989","journal-title":"IEEE Trans. CAD ICAS"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB2","series-title":"Proc. Mid. Symp. on Circuits and Systems","article-title":"Effects of transistor reordering on the performance of MOS digital circuits","author":"Carlson","year":"1992"},{"issue":"1","key":"10.1016\/S0166-218X(98)00086-9_BIB3","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1137\/S0895480192238172","article-title":"Dual Eulerian properties of plane multigraphs","volume":"8","author":"Carlson","year":"1995","journal-title":"SIAM J. Discrete Math."},{"issue":"6","key":"10.1016\/S0166-218X(98)00086-9_BIB4","doi-asserted-by":"crossref","first-page":"770","DOI":"10.1109\/43.137506","article-title":"Optimal cell generation for dual independent layout styles","volume":"10","author":"Carlson","year":"1991","journal-title":"IEEE Trans. CAD ICAS."},{"key":"10.1016\/S0166-218X(98)00086-9_BIB5","first-page":"368","article-title":"A new layout methodology for CMOS complex gates","author":"Chen","year":"1988"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB6","series-title":"Logical Design of Electrical Circuits","article-title":"Table of four-relay contact networks","author":"Higonnet","year":"1958"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB7","first-page":"344","article-title":"An optimal transistor-chaining algorithm for CMOS cell layout","author":"Hwang","year":"1989"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB8","first-page":"17.5.1","article-title":"Optimal ordering of gate signals in CMOS complex gates","author":"Lefebvre","year":"1989"},{"issue":"3","key":"10.1016\/S0166-218X(98)00086-9_BIB9","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/31.1740","article-title":"Linear algorithms for optimizing the layout of dynamic CMOS cells","volume":"35","author":"Lengauer","year":"1988","journal-title":"IEEE Trans. Circuits Systems"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB10","first-page":"336","article-title":"A new approach to optimal cell synthesis","author":"Madsen","year":"1989"},{"issue":"7","key":"10.1016\/S0166-218X(98)00086-9_BIB11","doi-asserted-by":"crossref","first-page":"708","DOI":"10.1109\/43.55210","article-title":"Layout optimization of static CMOS functional cells","volume":"9","author":"Maziasz","year":"1990","journal-title":"IEEE Trans. CAD ICAS"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB12","series-title":"Layout Minimization of CMOS Cells","author":"Maziasz","year":"1992"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB13","series-title":"VLSI: Algorithms and Architectures","first-page":"327","article-title":"Linear time algorithms for optimal CMOS layout","author":"Nair","year":"1985"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB14","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TC.1981.1675787","article-title":"Optimal layout of CMOS functional arrays","volume":"C-30","author":"Uehara","year":"1981","journal-title":"IEEE Trans. Comput"},{"key":"10.1016\/S0166-218X(98)00086-9_BIB15","first-page":"1835","article-title":"On dual Eulerian paths and circuits in plane graphs","author":"Ueno","year":"1988"},{"issue":"5","key":"10.1016\/S0166-218X(98)00086-9_BIB16","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1109\/TCAD.1987.1270322","article-title":"Optimal chaining of CMOS transistors in a functional cell","author":"Wimer","year":"1987","journal-title":"IEEE Trans. CAD ICAS CAD-6"},{"issue":"7","key":"10.1016\/S0166-218X(98)00086-9_BIB17","doi-asserted-by":"crossref","first-page":"782","DOI":"10.1109\/43.31535","article-title":"Switching network logic approach to sequential MOS circuit design","volume":"8","author":"Wu","year":"1989","journal-title":"IEEE Trans. CAD ICAS"}],"container-title":["Discrete Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166218X98000869?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166218X98000869?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,23]],"date-time":"2019-04-23T01:50:25Z","timestamp":1555984225000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0166218X98000869"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,1]]},"references-count":17,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[1999,1]]}},"alternative-id":["S0166218X98000869"],"URL":"https:\/\/doi.org\/10.1016\/s0166-218x(98)00086-9","relation":{},"ISSN":["0166-218X"],"issn-type":[{"value":"0166-218X","type":"print"}],"subject":[],"published":{"date-parts":[[1999,1]]}}}