{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T10:58:14Z","timestamp":1648724294793},"reference-count":10,"publisher":"Elsevier BV","issue":"1-3","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":5311,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Discrete Applied Mathematics"],"published-print":{"date-parts":[[1999,1]]},"DOI":"10.1016\/s0166-218x(98)00091-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T13:35:45Z","timestamp":1027604145000},"page":"195-221","source":"Crossref","is-referenced-by-count":0,"title":["A graph theoretical approach for the yield enhancement of reconfigurable VLSI\/WSI arrays"],"prefix":"10.1016","volume":"90","author":[{"given":"Jagannathan","family":"Narasimhan","sequence":"first","affiliation":[]},{"given":"Kazuo","family":"Nakajima","sequence":"additional","affiliation":[]},{"given":"Chong S","family":"Rim","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/S0166-218X(98)00091-2_BIB1","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/12.67329","article-title":"A network flow approach to the reconfiguration of VLSI arrays","volume":"40","author":"Codenotti","year":"1991","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-218X(98)00091-2_BIB2","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1016\/0196-6774(86)90002-7","article-title":"Planar 3DM is NP-complete","volume":"7","author":"Dyer","year":"1986","journal-title":"J. Algorithms"},{"key":"10.1016\/S0166-218X(98)00091-2_BIB3","first-page":"199","article-title":"Computers and Intractability: A Guide to The Theory of NP-completeness","author":"Garey","year":"1979"},{"issue":"4598","key":"10.1016\/S0166-218X(98)00091-2_BIB4","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","author":"Kirkpatrick","year":"1983","journal-title":"Science 220"},{"key":"10.1016\/S0166-218X(98)00091-2_BIB5","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"226","article-title":"An approach for the yield enhancement of Gate arrays","author":"Kumar","year":"1989"},{"key":"10.1016\/S0166-218X(98)00091-2_BIB6","article-title":"Reconfiguration for programmable ASIC arrays","author":"Narasimhan","year":"1992"},{"key":"10.1016\/S0166-218X(98)00091-2_BIB7","series-title":"Proc. IEEE Int. Conf. on Wafer Scale Integration","first-page":"178","article-title":"Yield enhancement of programmable chips by reconfiguration","author":"Narasimhan","year":"1991"},{"issue":"8","key":"10.1016\/S0166-218X(98)00091-2_BIB8","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/43.298034","article-title":"Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements","volume":"13","author":"Narasimhan","year":"1994","journal-title":"IEEE Trans. Computer-Aided Des. Integrated Circuits Systems"},{"key":"10.1016\/S0166-218X(98)00091-2_BIB9","first-page":"395","article-title":"Combinatorial Optimization: Algorithms and Complexity","author":"Papadimitrou","year":"1982"},{"key":"10.1016\/S0166-218X(98)00091-2_BIB10","series-title":"Wafer-Level Integrated Systems: Implementation Issues","author":"Tewksbury","year":"1989"}],"container-title":["Discrete Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166218X98000912?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166218X98000912?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,24]],"date-time":"2019-04-24T14:52:47Z","timestamp":1556117567000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0166218X98000912"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,1]]},"references-count":10,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[1999,1]]}},"alternative-id":["S0166218X98000912"],"URL":"https:\/\/doi.org\/10.1016\/s0166-218x(98)00091-2","relation":{},"ISSN":["0166-218X"],"issn-type":[{"value":"0166-218X","type":"print"}],"subject":[],"published":{"date-parts":[[1999,1]]}}}