{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T12:22:36Z","timestamp":1648729356726},"reference-count":19,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Performance Evaluation"],"published-print":{"date-parts":[[2001,5]]},"DOI":"10.1016\/s0166-5316(00)00051-1","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T23:55:37Z","timestamp":1034639737000},"page":"1-18","source":"Crossref","is-referenced-by-count":1,"title":["Adaptive multivariate regression for advanced memory system evaluation: application and experience"],"prefix":"10.1016","volume":"45","author":[{"given":"Xian-He","family":"Sun","sequence":"first","affiliation":[]},{"given":"Dongmei","family":"He","sequence":"additional","affiliation":[]},{"given":"Kirk W.","family":"Cameron","sequence":"additional","affiliation":[]},{"given":"Yong","family":"Luo","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0166-5316(00)00051-1_BIB1","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1007\/BF03356750","article-title":"A mean value analysis multiprocessor model incorporating superscalar processors and latency tolerating techniques","volume":"24","author":"Albonesi","year":"1996","journal-title":"Int. J. Parallel Program."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB2","unstructured":"K.W. Cameron, Y. Luo, Instruction-level microprocessor modeling of scientific applications, Lecture Notes Comput. Sci., Vol. 1615, Springer, Berlin, 1999, pp. 29\u201340."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB3","unstructured":"R. Carl, J.E. Smith, Modeling superscalar processors via statistical simulation, in: Proceedings of the Workshop on Performance Analysis and its Impact on Design (PAID), Barcelona, Spain, 1998."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB4","doi-asserted-by":"crossref","unstructured":"P. Crowley, J.-L. Baer, On the use of trace sampling for architectural studies of desktop applications, in: Proceedings of the SIGMETRICS\u201999, Atlanta, GA, 1999.","DOI":"10.1145\/301453.301573"},{"key":"10.1016\/S0166-5316(00)00051-1_BIB5","doi-asserted-by":"crossref","unstructured":"P. Ein-Dor, J. Feldmesser, Attributes of the performance of central processing units: a relative performance prediction model, Commun. ACM 30 (4) (1987) 308\u2013317.","DOI":"10.1145\/32232.32234"},{"key":"10.1016\/S0166-5316(00)00051-1_BIB6","unstructured":"R. Freund, W. Wilson, Statistical Methods, Academic Press, New York, 1997."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB7","unstructured":"R. Jain, The Art of Computer System Performance Analysis, Wiley, New York, 1991."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB8","doi-asserted-by":"crossref","unstructured":"U. Krishnaswamy, I.D. Scherson, Micro-architecture evaluation using performance vectors, in: Proceedings of the SIGMETRICS\u201996, Philadelphia, PA, 1996.","DOI":"10.1145\/233013.233037"},{"key":"10.1016\/S0166-5316(00)00051-1_BIB9","unstructured":"O.M. Lubeck, Y. Luo, H. Wasserman, F. Bassetti, An empirical hierarchical memory model based on hardware performance counters, in: Proceedings of the PDPTA\u201998, July 1998, pp. 386\u2013393."},{"issue":"12","key":"10.1016\/S0166-5316(00)00051-1_BIB10","doi-asserted-by":"crossref","first-page":"1299","DOI":"10.1002\/spe.4380251202","article-title":"A scalability test for parallel code","volume":"25","author":"Lyon","year":"1995","journal-title":"Softw. Pract. Exper."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB11","doi-asserted-by":"crossref","unstructured":"W. Mangione-Smith, T.P. Shih, S.G. Abraham, E.S. Davidson, Approaching a machine-application bound in delivered performance on scientific code, in: IEEE Proceedings on Computer Performance Analysis (special issue), 1993, pp. 1166\u20131178.","DOI":"10.1109\/5.236193"},{"key":"10.1016\/S0166-5316(00)00051-1_BIB12","unstructured":"MIPS Technologies, Inc., R10000 microprocessor product overview, MIPS Product Preview, 1995."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB13","doi-asserted-by":"crossref","unstructured":"B. Peuto, L. Shustek, An instruction-timing model of CPU performance, in: Proceedings of the Fourth Annual Symposium on Computer Architecture, March 1977, pp. 165\u2013178.","DOI":"10.1145\/800255.810667"},{"key":"10.1016\/S0166-5316(00)00051-1_BIB14","doi-asserted-by":"crossref","first-page":"1659","DOI":"10.1109\/12.40845","article-title":"Machine characterization based on an abstract high-level language machine","volume":"38","author":"Saavedra","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB15","unstructured":"SAS User\u2019s Guide, SAS Institute, Inc., Cary, NC, 1996."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB16","unstructured":"X.-H. Sun, K. Cameron, A statistical\u2013empirical hybrid approach to hierarchical memory analysis, Lecture Notes Comput. Sci., Vol. 1900, Springer, Berlin, 2000, pp. 141\u2013148."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB17","unstructured":"X.-H. Sun, D. He, K. Cameron, Y. Luo, An adaptive statistical methodology for advanced memory systems evaluation, Los Alamos National Laboratory Unclassified Technical Report (LAUR) No. 98-4176, 1998."},{"key":"10.1016\/S0166-5316(00)00051-1_BIB18","doi-asserted-by":"crossref","unstructured":"X.-H. Sun, D. Rover, Scalability of parallel algorithm\u2013machine combinations, IEEE Trans. Parallel Distrib. Syst. 5 (6) (1994) 599\u2013613.","DOI":"10.1109\/71.285606"},{"key":"10.1016\/S0166-5316(00)00051-1_BIB19","doi-asserted-by":"crossref","unstructured":"K. Yeager, The MIPS R10000 superscalar microprocessor, IEEE Micro 16 (2) (April 1996) 28\u201340.","DOI":"10.1109\/40.491460"}],"container-title":["Performance Evaluation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166531600000511?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166531600000511?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T18:40:15Z","timestamp":1580236815000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0166531600000511"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,5]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2001,5]]}},"alternative-id":["S0166531600000511"],"URL":"https:\/\/doi.org\/10.1016\/s0166-5316(00)00051-1","relation":{},"ISSN":["0166-5316"],"issn-type":[{"value":"0166-5316","type":"print"}],"subject":[],"published":{"date-parts":[[2001,5]]}}}