{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:26:46Z","timestamp":1733290006559,"version":"3.30.1"},"reference-count":43,"publisher":"Elsevier BV","issue":"2-3","license":[{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Performance Evaluation"],"published-print":{"date-parts":[[2002,2]]},"DOI":"10.1016\/s0166-5316(01)00058-x","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T11:09:26Z","timestamp":1027595366000},"page":"105-129","source":"Crossref","is-referenced-by-count":3,"title":["Modeling of interconnection subsystems for massively parallel computers"],"prefix":"10.1016","volume":"47","author":[{"given":"J.A","family":"Gregorio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R","family":"Beivide","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F","family":"Vallejo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0166-5316(01)00058-X_BIB1","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/71.277793","article-title":"Performance analysis of mesh interconnection networks with deterministic routing","volume":"5","author":"Adve","year":"1994","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"4","key":"10.1016\/S0166-5316(01)00058-X_BIB2","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/71.97897","article-title":"Limits on interconnection network performance","volume":"2","author":"Agarwal","year":"1991","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB3","doi-asserted-by":"crossref","unstructured":"T. Agerwala et al., SP2 system architecture, IBM Syst. J. 34 (2) (1995) 152\u2013184.","DOI":"10.1147\/sj.342.0152"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB4","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/190.191","article-title":"A class of generalized stochastic Petri nets for the performance evaluation of multiprocessor systems","volume":"2","author":"Marsan","year":"1984","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB5","doi-asserted-by":"crossref","unstructured":"M.A. Marsan, G. Chiola, On Petri nets with deterministic and exponential transition firing times, in: Proceedings of the Seventh European Workshop on Application and Theory of Petri Nets, Oxford, UK, June 1986, pp. 151\u2013165.","DOI":"10.1007\/3-540-18086-9_23"},{"issue":"4","key":"10.1016\/S0166-5316(01)00058-X_BIB6","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1142\/S0129626493000496","article-title":"A performance evaluation of adaptive routing in bidimensional cut-through networks","volume":"3","author":"Arruabarrena","year":"1993","journal-title":"Parallel Process. Lett."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB7","unstructured":"C. Carrion, R. Beivide, J.A. Gregorio, F. Vallejo, A flow control mechanism to prevent message deadlock in k-ary n-cube networks, HiPC\u201997, December 1997."},{"issue":"3","key":"10.1016\/S0166-5316(01)00058-X_BIB8","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1016\/0743-7315(92)90008-B","article-title":"Topology and process interaction in concurrent architectures: a GSPN modeling approach","volume":"15","author":"Caselli","year":"1992","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB9","unstructured":"A.A. Chien, A cost and speed model for k-ary n-cube wormhole routers, in: Proceedings of the Hot Interconnects\u201993, Palo Alto, CA, August 1993."},{"issue":"1","key":"10.1016\/S0166-5316(01)00058-X_BIB10","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/99.660290","article-title":"Creating simulation capabilities","volume":"5","author":"Larzelere II","year":"1998","journal-title":"IEEE Comput. Sci. Eng."},{"issue":"4","key":"10.1016\/S0166-5316(01)00058-X_BIB11","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/BF01660031","article-title":"The torus routing chip","volume":"1","author":"Dally","year":"1986","journal-title":"Distrib. Comput."},{"issue":"5","key":"10.1016\/S0166-5316(01)00058-X_BIB12","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/TC.1987.1676939","article-title":"Deadlock-free message routing in multiprocessor interconnection networks","volume":"C-36","author":"Dally","year":"1987","journal-title":"IEEE Trans. Comput."},{"issue":"6","key":"10.1016\/S0166-5316(01)00058-X_BIB13","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1109\/12.53599","article-title":"Performance analysis of k-ary n-cube interconnection networks","volume":"39","author":"Dally","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB14","unstructured":"W.J. Dally, Network and Processor Architectures for Message-driven Multicomputers, VLSI and Parallel Computation, Morgan Kaufmann, Los Altos, CA, 1990, pp. 140\u2013222."},{"issue":"2","key":"10.1016\/S0166-5316(01)00058-X_BIB15","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1109\/71.127260","article-title":"Virtual-channel flow control","volume":"3","author":"Dally","year":"1992","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"4","key":"10.1016\/S0166-5316(01)00058-X_BIB16","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1109\/TC.1981.1675775","article-title":"Analysis and simulation of buffered delta networks","volume":"C-30","author":"Dias","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB17","doi-asserted-by":"crossref","unstructured":"S. Frank, H. Burkhardt III, J. Rothnie, The KSR-1: bridging the gap between shared memory and MPPs, in: Proceedings of the CompCon\u201993, 1993, pp. 285\u2013294.","DOI":"10.1109\/CMPCON.1993.289682"},{"issue":"1","key":"10.1016\/S0166-5316(01)00058-X_BIB18","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/40.566196","article-title":"Spider: a high-speed network interconnect","volume":"17","author":"Galles","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB19","doi-asserted-by":"crossref","unstructured":"J.A. Gregorio, F. Vallejo, R. Beivide, C. Carrion, Petri net modeling of interconnection networks for massively parallel architectures, in: Proceedings of the ACM International Conference on Supercomputing, Barcelona, Spain, July 1995, pp. 107\u2013117.","DOI":"10.1145\/224538.224550"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB20","unstructured":"M. Homewood, M. McLaren, Meiko CS-2 interconnect elan\u2013elite design, in: Proceedings of the IEEE Hot Interconnects Symposium, IEEE TCMM, August, 1993."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB21","unstructured":"Intel Corporation, Paragon XP\/S, Product Overview, 1991."},{"issue":"12","key":"10.1016\/S0166-5316(01)00058-X_BIB22","doi-asserted-by":"crossref","first-page":"1347","DOI":"10.1109\/TCOM.1987.1096719","article-title":"Input vs. output queuing on a space-division packet switch","volume":"C-35","author":"Karol","year":"1987","journal-title":"IEEE Trans. Commun."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB23","first-page":"267","article-title":"Virtual cut-through: a new computer communication switching technique","volume":"3","author":"Kermani","year":"1979","journal-title":"Comput. Networks"},{"issue":"7","key":"10.1016\/S0166-5316(01)00058-X_BIB24","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/12.293259","article-title":"Hypercube communication delay with wormhole routing","volume":"43","author":"Kim","year":"1994","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB25","unstructured":"L. Kleinrock, Communication Nets Stochastic Message Flow and Delay, McGraw-Hill, New York, 1964."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB26","doi-asserted-by":"crossref","unstructured":"C.E. Leiserson, Z. Abuhamdeh, D. Douglas, C. Feynman, M. Ganmunkhi, J. Hill, D. Hillis, B. Kuszmaul, M. Pierre, D. Wells, M. Wong, S. Yang, R. Zak, The network architecture of the connection machine CM-5, in: Proceedings of the Fourth Annual Symposium on Parallel Algorithms and Architectures (SPAA\u201992), 1992, pp. 272\u2013285.","DOI":"10.1145\/140901.141883"},{"issue":"3","key":"10.1016\/S0166-5316(01)00058-X_BIB27","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford DASH multiprocessor","volume":"25","author":"Lenoski","year":"1992","journal-title":"IEEE Comput."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB28","doi-asserted-by":"crossref","unstructured":"C. Lindemann, An improved numerical algorithm for calculating steady-state solutions of deterministic and stochastic Petri net models, in: Proceedings of the Fourth International Workshop on Petri Nets and Performance Models, Melbourne, Australia, December 1991, pp. 176\u2013185.","DOI":"10.1109\/PNPM.1991.238803"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB29","doi-asserted-by":"crossref","unstructured":"T. Meng, Asynchronous design for digital signal processing architectures, Ph.D. Thesis, Berkeley, 1992.","DOI":"10.21236\/ADA237696"},{"issue":"4","key":"10.1016\/S0166-5316(01)00058-X_BIB30","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/88.544437","article-title":"Assessing the performance of the new IBM SP2 communication subsystem","volume":"4","author":"Miguel","year":"1996","journal-title":"IEEE Parallel Distrib. Technol."},{"issue":"1","key":"10.1016\/S0166-5316(01)00058-X_BIB31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/232790.232791","article-title":"Report on the panel: how can computer architecture researchers avoid becoming the society for irreproducible results?","volume":"24","author":"Mudge","year":"1996","journal-title":"Comput. Architect. News"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB32","unstructured":"A. Nowatzyk, Generalized stochastic Petri-net simulator, Carnegie-Mellon University, April 1989."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB33","doi-asserted-by":"crossref","unstructured":"M.J. Pertel, A critique of adaptive routing, CalTech Technical Report CS-TR-92-06, 1992.","DOI":"10.21236\/ADA448703"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB34","doi-asserted-by":"crossref","unstructured":"M.J. Pertel, A simple simulator for multicomputer routing networks, CalTech Technical Report CS-TR-92-04, 1992.","DOI":"10.21236\/ADA451175"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB35","unstructured":"J.L. Peterson, Petri Net Theory and the Modeling of Systems, Prentice-Hall, Englewood Cliffs, NJ, 1981."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB36","doi-asserted-by":"crossref","unstructured":"D.A. Reed, R.M. Fujimoto, Multicomputer Networks: Message-based Parallel Processing, MIT Press, Cambridge, MA, 1987.","DOI":"10.7551\/mitpress\/4792.001.0001"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB37","unstructured":"S.L. Scott, G.M. Thorson, The Cray T3E network: adaptive routing in a high performance 3D torus, in: Proceedings of the Hot Interconnect IV, Stanford University, Stanford, CA, August 1996, pp. 147\u2013156."},{"issue":"1","key":"10.1016\/S0166-5316(01)00058-X_BIB38","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1145\/2465.2467","article-title":"The cosmic cube","volume":"28","author":"Seitz","year":"1985","journal-title":"Commun. ACM"},{"key":"10.1016\/S0166-5316(01)00058-X_BIB39","unstructured":"C.L. Seitz, W. Su, A family of routing and communication chips based on the Mosaic, in: Proceedings of the University of Washington Symposium on Integrated Circuits, Seattle, WA, 1993."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB40","unstructured":"C.L. Seitz, N.J. Boden, J. Seizovic, W.-K. Su, The design of the Caltech Mosaic C multicomputer, in: Proceedings of the 1993 Symposium on Research on Integrated Systems, MIT Press, Cambridge, MA, 1993, pp. 1\u201322."},{"key":"10.1016\/S0166-5316(01)00058-X_BIB41","unstructured":"B.P. Shah, Analytic solution of stochastic activity networks with exponential and deterministic activities, PMRL Technical Report 93-15, Department of Electrical and Computer Engineering, University of Arizona, July 1993."},{"issue":"12","key":"10.1016\/S0166-5316(01)00058-X_BIB42","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MC.1996.546609","article-title":"Improving application performance on the HP\/convex exemplar","volume":"29","author":"Sterling","year":"1996","journal-title":"IEEE Comput."},{"issue":"6","key":"10.1016\/S0166-5316(01)00058-X_BIB43","doi-asserted-by":"crossref","first-page":"725","DOI":"10.1109\/12.144624","article-title":"Dynamically allocated multi-queue buffers for VLSI communication switches","volume":"41","author":"Tamir","year":"1992","journal-title":"IEEE Trans. Comput."}],"container-title":["Performance Evaluation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016653160100058X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016653160100058X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T17:47:15Z","timestamp":1733248035000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016653160100058X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,2]]},"references-count":43,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2002,2]]}},"alternative-id":["S016653160100058X"],"URL":"https:\/\/doi.org\/10.1016\/s0166-5316(01)00058-x","relation":{},"ISSN":["0166-5316"],"issn-type":[{"type":"print","value":"0166-5316"}],"subject":[],"published":{"date-parts":[[2002,2]]}}}