{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T18:36:21Z","timestamp":1648665381086},"reference-count":33,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2001,4]]},"DOI":"10.1016\/s0167-739x(00)00056-x","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T20:53:54Z","timestamp":1027630434000},"page":"733-744","source":"Crossref","is-referenced-by-count":1,"title":["Load-balancing data prefetching techniques"],"prefix":"10.1016","volume":"17","author":[{"given":"Chi-Hung","family":"Chi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun-Li","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-739X(00)00056-X_BIB1","doi-asserted-by":"crossref","unstructured":"C.H. Chi, C.M. Cheung, Hardware-driven prefetching for pointer data references, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1998, pp. 377\u2013384.","DOI":"10.1145\/277830.277924"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB2","doi-asserted-by":"crossref","unstructured":"B. Black, B. Mueller, S. Postal, R. Rakvic, Load execution latency reduction, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1998, pp. 29\u201336.","DOI":"10.1145\/277830.277842"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB3","doi-asserted-by":"crossref","unstructured":"G.Z. Chrysos, J.S. Emer, Memory dependence prediction using store sets, in: Proceedings of the 25th Annual International Symposium on Computer Architecture, ACM, New York, 1998, pp. 142\u2013153.","DOI":"10.1109\/ISCA.1998.694770"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB4","doi-asserted-by":"crossref","unstructured":"J. Gonzalez, A. Gonzalez, Speculative execution via address prediction and data prefetching, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1997, pp. 196\u2013203.","DOI":"10.1145\/263580.263631"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB5","doi-asserted-by":"crossref","unstructured":"J. Gonzalez, A. Gonzalez, The potential of data value speculation to boost ILP, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1998, pp. 21\u201328.","DOI":"10.1145\/277830.277840"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB6","doi-asserted-by":"crossref","unstructured":"P. Ibanez, V. Vinals, J.L. Briz, M.J. Garzaran, Characterization and improvement of LOAD\/STORE cache-based prefetching, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1998, pp. 369\u2013376.","DOI":"10.1145\/277830.277921"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB7","doi-asserted-by":"crossref","unstructured":"D. Joseph, D. Grunwald, Prefetching using markov predictors, in: Proceedings of the 24th Annual International Symposium on Computer Architecture, ACM, New York, 1997, pp. 252\u2013263.","DOI":"10.1145\/264107.264207"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB8","doi-asserted-by":"crossref","unstructured":"M.H. Lipasti, C.B. Wilkerson, J.P. Shen, Value locality and load value prediction, in: Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1996, pp. 138\u2013147.","DOI":"10.1145\/237090.237173"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB9","doi-asserted-by":"crossref","unstructured":"A. Moshovos, S. Breach, T. Vijaykumar, G. Sohi, Dynamic speculation and synchronization of data dependencies, in: Proceedings of the 24th Annual International Symposium on Computer Architecture, ACM, New York, 1997, pp. 181\u2013193.","DOI":"10.1145\/384286.264189"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB10","doi-asserted-by":"crossref","unstructured":"J.A. Rivers, E.S. Tam, G.S. Tyson, E.S. Davidson, M. Farrens, Utilizing reuse information in data cache management, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1998, pp. 449\u2013456.","DOI":"10.1145\/277830.277941"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB11","doi-asserted-by":"crossref","unstructured":"Y. Sazeides, J.E. Smith, The predictability of data values, in: Proceedings of the MICRO-30, ACM, New York, 1997, pp. 248\u2013258.","DOI":"10.1109\/MICRO.1997.645815"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB12","doi-asserted-by":"crossref","unstructured":"Y. Sazeides, J.E. Smith, Modeling program predictability, in: Proceedings of the 25th Annual International Symposium on Computer Architecture, ACM, New York, 1998, pp. 73\u201384.","DOI":"10.1109\/ISCA.1998.694764"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB13","doi-asserted-by":"crossref","unstructured":"Y. Sazeides, S. Vassiliadis, The performance potential of data dependence speculation and collapsing, in: Proceedings of the MICRO-29, ACM, New York, 1996, pp. 238\u2013247.","DOI":"10.1109\/MICRO.1996.566465"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB14","doi-asserted-by":"crossref","unstructured":"F. Wang, M. Franklin, Highly accurate data value prediction using hybrid predictors, in: Proceedings of the MICRO-30, ACM, New York, 1997, pp. 281\u2013290.","DOI":"10.1109\/MICRO.1997.645819"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB15","doi-asserted-by":"crossref","unstructured":"T.F. Chen, J.L. Baer, Reducing memory latency via non-blocking and prefetching caches, in: Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1992, pp. 51\u201361.","DOI":"10.1145\/143365.143486"},{"issue":"5","key":"10.1016\/S0167-739X(00)00056-X_BIB16","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/12.381947","article-title":"Effective hardware-based prefetching for high performance processors","volume":"44","author":"Chen","year":"1995","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-739X(00)00056-X_BIB17","unstructured":"T.F. Chen, Data prefetching for high performance processors, Ph.D. Thesis, Department of Computer Science and Engineering, Washington University, 1993."},{"key":"10.1016\/S0167-739X(00)00056-X_BIB18","doi-asserted-by":"crossref","unstructured":"W.C. Fu, J.H. Patel, Data prefetching in multiprocessor vector cache memories, in: Proceedings of the 18th Annual Symposium on Computer Architecture, ACM, New York, 1991, pp. 54\u201363.","DOI":"10.1145\/115952.115959"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB19","doi-asserted-by":"crossref","unstructured":"V. Santhanam, E.H. Gornish, W.C. Hsu, Data prefetching on the HP PA-8000, in: Proceedings of the 24th Annual International Symposium on Computer Architecture, ACM, New York, 1997, pp. 264\u2013273.","DOI":"10.1145\/264107.264208"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB20","doi-asserted-by":"crossref","unstructured":"M.H. Lipasti, W.J. Schmidt, S.R. Kunkel, R.R. Roediger, SPAID: software prefetching in pointer- and call-intensive environment, in: Proceedings of the MICRO-28, ACM, New York, 1995, pp. 231\u2013236.","DOI":"10.1109\/MICRO.1995.476828"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB21","doi-asserted-by":"crossref","unstructured":"C.K. Luk, T.C. Mowry, Compiler-based prefetching for recursive data structures, in: Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1996, pp. 222\u2013233.","DOI":"10.1145\/237090.237190"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB22","doi-asserted-by":"crossref","unstructured":"S. Mehrotra, L. Harrison, Examination of a memory access classification scheme for pointer-intensive and numeric programs, in: Proceedings of the ACM International Conference on Supercomputing, ACM, New York, 1996, pp. 133\u2013140.","DOI":"10.1145\/237578.237595"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB23","doi-asserted-by":"crossref","unstructured":"T.C. Mowry, C.K. Luk, Predicting data cache misses in non-numeric applications through correlation profiling, in: Proceedings of the MICRO-30, ACM, New York, 1997, pp. 314\u2013320.","DOI":"10.1109\/MICRO.1997.645827"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB24","doi-asserted-by":"crossref","unstructured":"A. Roth, A. Moshovos, G.S. Sohi, Dependence based prefetching for linked data structures, in: Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1998, pp. 115\u2013126.","DOI":"10.1145\/291069.291034"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB25","doi-asserted-by":"crossref","unstructured":"C.H. Chi, J.L. Yuan, Sequential unification and aggressive lookahead mechanisms for data memory accesses, in: Proceedings of the Fifth International Conference on Parallel Technologies, Lecture Notes in Computer Science, Vol. 1662, Springer, Berlin, 1999, pp. 28\u201341.","DOI":"10.1007\/3-540-48387-X_3"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB26","unstructured":"A. Seznec, F. Lloansi, About effective cache miss penalty on out-of-order superscalar processors, Technical Report 2726, Institut National De Recherche En Informatique Et En Automatique, INRIA, November, 1995."},{"issue":"3","key":"10.1016\/S0167-739X(00)00056-X_BIB27","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Computer memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surveys"},{"issue":"5","key":"10.1016\/S0167-739X(00)00056-X_BIB28","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/12.677225","article-title":"CPU cache prefetching: timing evaluation of hardware implementations","volume":"47","author":"Tse","year":"1998","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-739X(00)00056-X_BIB29","doi-asserted-by":"crossref","unstructured":"F. Dahlgren, M. Dubois, P. Stenstrom, Fixed and adaptive sequential prefetching in shared memory multiprocessors, in: Proceedings of the 1993 International Conference on Parallel Processing, CRC Press, Boca Raton, FL, 1993, pp. 156\u2013163.","DOI":"10.1109\/ICPP.1993.92"},{"issue":"7","key":"10.1016\/S0167-739X(00)00056-X_BIB30","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1109\/71.395402","article-title":"Sequential hardware prefetching in shared memory multiprocessors","volume":"6","author":"Dahlgren","year":"1995","journal-title":"IEEE Trans. Parallel Distributed Systems"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB31","doi-asserted-by":"crossref","unstructured":"G.S. Manku, M.R. Prasad, D.A. Patterson, A new voting based hardware data prefetch scheme, in: Proceedings of Fourth International Conference on High Performance Computing, IEEE, 1997, pp. 100\u2013105.","DOI":"10.1109\/HIPC.1997.634478"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB32","doi-asserted-by":"crossref","unstructured":"G. Kurpanek, K. Chen, J. Zheng, E. DeLano, W. Bryg, PA7200: a PA-RISC processor with integrated high performance MP bus interface, in: IEEE Publications 1063-6390\/94, IEEE, 1994, pp. 375\u2013382.","DOI":"10.1109\/CMPCON.1994.282903"},{"key":"10.1016\/S0167-739X(00)00056-X_BIB33","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, in: Proceedings of the 18th Annual Symposium on Computer Architecture, ACM, New York, 1990, pp. 364\u2013373.","DOI":"10.1145\/325096.325162"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X0000056X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X0000056X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,17]],"date-time":"2020-01-17T04:02:21Z","timestamp":1579233741000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X0000056X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,4]]},"references-count":33,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2001,4]]}},"alternative-id":["S0167739X0000056X"],"URL":"https:\/\/doi.org\/10.1016\/s0167-739x(00)00056-x","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[2001,4]]}}}