{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T05:33:08Z","timestamp":1733376788684,"version":"3.30.1"},"reference-count":32,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2000,11,1]],"date-time":"2000-11-01T00:00:00Z","timestamp":973036800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2000,11]]},"DOI":"10.1016\/s0167-739x(00)00082-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T17:19:02Z","timestamp":1027617542000},"page":"315-333","source":"Crossref","is-referenced-by-count":0,"title":["A new-generation parallel computer and its performance evaluation"],"prefix":"10.1016","volume":"17","author":[{"given":"Sotirios G.","family":"Ziavras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haim","family":"Grebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anthony T.","family":"Chronopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florent","family":"Marcelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-739X(00)00082-0_BIB1","unstructured":"K. Aly, P. Dowd, Parallel computer reconfigurablility through optical interconnects, in: International Conference on Parallel Processing, 1992, pp. I:105\u2013137."},{"issue":"4","key":"10.1016\/S0167-739X(00)00082-0_BIB2","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1109\/TC.1984.1676437","article-title":"Generalized hypercube and hyperbus structures for a computer network","volume":"33","author":"Bhuyan","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB3","doi-asserted-by":"crossref","unstructured":"L. Camp, et al., Guided-wave and free space optical interconnect for parallel processing systems: a comparison, Appl. Opt. 33 (1994) 6168\u20136180.","DOI":"10.1364\/AO.33.006168"},{"key":"10.1016\/S0167-739X(00)00082-0_BIB4","doi-asserted-by":"crossref","unstructured":"A.L. Cox, et al., Software versus hardware shared-memory implementation: a case study, in: International Symposium on Computing Architecture, 1994, pp. 106\u2013117.","DOI":"10.1109\/ISCA.1994.288157"},{"key":"10.1016\/S0167-739X(00)00082-0_BIB5","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/BF01660031","article-title":"The torus routing chip","volume":"1","author":"Dally","year":"1986","journal-title":"Distrib. Comput."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB6","unstructured":"W.J. Dally, Network and processor architecture for message-driven computers, in: R. Suaya, G. Birtwistle (Eds.), VLSI and Parallel Computation, Morgan Kaufmann, Los Altos, CA, 1990, pp. 140\u2013222."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB7","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1006\/jpdc.1996.0012","article-title":"Optimal communication primitives on the generalized hypercube network","volume":"32","author":"Fragopoulou","year":"1996","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB8","doi-asserted-by":"crossref","unstructured":"E. Frietman, et al., Parallel optical interconnects: implementation of optoelectronics in multiprocessors architecture, Appl. Opt. 29 (1990).","DOI":"10.1364\/AO.29.001161"},{"key":"10.1016\/S0167-739X(00)00082-0_BIB9","unstructured":"Findings and Recommendations, PetaFLOPS Software Summer Study (PetaSoft\u201996), June 1996."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB10","unstructured":"M. Kajita, K. Kasahara, T.J. Kim, I. Ogura, I. Redmond, E. Schenfeld, Free-space wavelength division multiplexing optical interconnections for massively parallel processing systems, in: Int\u2019l. Top. Meet. Opt. Comput. 1996, pp. 24\u201325."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB11","doi-asserted-by":"crossref","unstructured":"D. Lenoski, et al., The stanford FLASH multiprocessor, IEEE Comput. 3 (1992) 63\u201379.","DOI":"10.1109\/2.121510"},{"issue":"5","key":"10.1016\/S0167-739X(00)00082-0_BIB12","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1002\/(SICI)1096-9128(199606)8:5<387::AID-CPE223>3.0.CO;2-I","article-title":"Parallel DSP algorithms on turboNet: an experimental hybrid message-passing\/shared-memory architecture","volume":"8","author":"Li","year":"1996","journal-title":"Conc.: Pract. Exp."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB13","unstructured":"The National Technology Roadmap for Semiconductors, Semiconductor Industry Association (SIA), 1994."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB14","unstructured":"D.A. Patterson, Teraflops design in eight easy steps, Sci. Am. (January 1991) 104\u2013105."},{"issue":"5","key":"10.1016\/S0167-739X(00)00082-0_BIB15","doi-asserted-by":"crossref","first-page":"458","DOI":"10.1109\/TC.1977.1674863","article-title":"The indirect binary n-cube microprocessor array","volume":"C-26","author":"Pease III","year":"1977","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"10.1016\/S0167-739X(00)00082-0_BIB16","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/71.577249","article-title":"Reducing communication latency with path multiplexing in optically interconnected multiprocessor systems","volume":"8","author":"Qiao","year":"1997","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"12","key":"10.1016\/S0167-739X(00)00082-0_BIB17","doi-asserted-by":"crossref","first-page":"1247","DOI":"10.1109\/TC.1984.1676396","article-title":"Concurrent VLSI architectures","volume":"C-33","author":"Seitz","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB18","unstructured":"J. Senior, Optical Fiber Communication, 2nd Edition, Prentice-Hall, Englewood Cliffs, NJ, 1992."},{"issue":"12","key":"10.1016\/S0167-739X(00)00082-0_BIB19","doi-asserted-by":"crossref","first-page":"1583","DOI":"10.1109\/4.340435","article-title":"A 20 GHz 8 bit multiplexer IC implemented with 0.5\u03bcm WNx\/W-Gate GaAs MESFET\u2019s","volume":"29","author":"Seshita","year":"1994","journal-title":"IEEE J. Solid-State Circ."},{"issue":"12","key":"10.1016\/S0167-739X(00)00082-0_BIB20","doi-asserted-by":"crossref","first-page":"1577","DOI":"10.1109\/4.340434","article-title":"Si-Analog IC\u2019s for 20 Gb\/s optical receiver","volume":"29","author":"Soda","year":"1994","journal-title":"IEEE J. Solid-State Circ."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB21","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1006\/jpdc.1995.1043","article-title":"Hypermeshes: optical interconnection networks for parallel computing","volume":"26","author":"Szymanski","year":"1995","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB22","doi-asserted-by":"crossref","first-page":"6747","DOI":"10.1364\/AO.33.006747","article-title":"Design of transverse holographic optical interconnect","volume":"33","author":"Tsay","year":"1994","journal-title":"Appl. Opt."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB23","unstructured":"A. Yariv, Optical Electronics, 4th Edition, Saunders, Belmont, CA, 1991."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB24","doi-asserted-by":"crossref","unstructured":"L.D. Wittie, Communication structures for large networks of multicomputers, IEEE Trans. Comput. C-30 (4) (1981).","DOI":"10.1109\/TC.1981.1675774"},{"issue":"1","key":"10.1016\/S0167-739X(00)00082-0_BIB25","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1016\/0743-7315(92)90042-L","article-title":"On the problem of expanding hypercube-based systems","volume":"16","author":"Ziavras","year":"1992","journal-title":"J. Parallel Distrib. Comput."},{"issue":"11","key":"10.1016\/S0167-739X(00)00082-0_BIB26","doi-asserted-by":"crossref","first-page":"1210","DOI":"10.1109\/71.329667","article-title":"RH: a versatile family of reduced hypercube interconnection networks","volume":"5","author":"Ziavras","year":"1994","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB27","doi-asserted-by":"crossref","unstructured":"S.G. Ziavras, Generalized reduced hypercube interconnection networks for massively parallel computers, in: D.F. Hsu, A. Rosenberg, D. Sotteau (Eds.), Networks for Parallel Computations, American Mathematical Society, Providence, RI, 1995, pp. 307\u2013325.","DOI":"10.1090\/dimacs\/021\/21"},{"issue":"2","key":"10.1016\/S0167-739X(00)00082-0_BIB28","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1142\/S0129626495000229","article-title":"Scalable multifolded hypercubes for versatile parallel computers","volume":"5","author":"Ziavras","year":"1995","journal-title":"Parallel Process. Lett."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB29","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1016\/0167-8191(96)00008-7","article-title":"Data broadcasting and reduction, prefix computation, and sorting on reduced hypercube parallel computers","volume":"22","author":"Ziavras","year":"1996","journal-title":"Parallel Comput."},{"key":"10.1016\/S0167-739X(00)00082-0_BIB30","doi-asserted-by":"crossref","unstructured":"S.G. Ziavras, H. Grebel, A.T. Chronopoulos, A low-complexity parallel system for gracious, scalable performance. Case study for near PetaFLOPS computing, in: Proceedings of the Sixth Symposium on Front. Mass. Parallel Computations, Special Session New Millennium Computing Point Designs, 1996, pp. 363\u2013370.","DOI":"10.1109\/FMPC.1996.558115"},{"key":"10.1016\/S0167-739X(00)00082-0_BIB31","unstructured":"S.G. Ziavras, H. Grebel, A.T. Chronopoulos, A scalable\/feasible parallel computer implementing electronic and optical interconnections for 156 TeraOPS minimum performance, in: PetaFLOPS Arch. Workshop, 1996, pp. 179\u2013209."},{"issue":"1","key":"10.1016\/S0167-739X(00)00082-0_BIB32","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1155\/1999\/29035","article-title":"Investigation of various mesh architectures with broadcast buses for high-performance computing","volume":"9","author":"Ziavras","year":"1999","journal-title":"VLSI Des."}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X00000820?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X00000820?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T18:33:10Z","timestamp":1733337190000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X00000820"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,11]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2000,11]]}},"alternative-id":["S0167739X00000820"],"URL":"https:\/\/doi.org\/10.1016\/s0167-739x(00)00082-0","relation":{},"ISSN":["0167-739X"],"issn-type":[{"type":"print","value":"0167-739X"}],"subject":[],"published":{"date-parts":[[2000,11]]}}}