{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T14:40:25Z","timestamp":1648996825708},"reference-count":15,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2002,5]]},"DOI":"10.1016\/s0167-739x(02)00051-1","type":"journal-article","created":{"date-parts":[[2002,10,11]],"date-time":"2002-10-11T02:27:33Z","timestamp":1034303253000},"page":"789-796","source":"Crossref","is-referenced-by-count":0,"title":["Typing the ISA to cluster the processor"],"prefix":"10.1016","volume":"18","author":[{"given":"Bernard","family":"Goossens","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-739X(02)00051-1_BIB1","unstructured":"Athlon. http:\/\/www.amd.com\/products\/cpg\/athlon\/pdf\/architecture_wp.pdf."},{"key":"10.1016\/S0167-739X(02)00051-1_BIB2","doi-asserted-by":"crossref","unstructured":"W.J. Dally, J.W. Poulton, Digital Systems Engineering, CUP 1998.","DOI":"10.1017\/CBO9781139166980"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB3","unstructured":"J. Edmondson, et al., Internal organization of the Alpha 21164, a 300 MHz 64 bit quad-issue CMOS RISC microprocessor, Digital Tech. J. 7 (1997) 119\u2013135."},{"key":"10.1016\/S0167-739X(02)00051-1_BIB4","doi-asserted-by":"crossref","unstructured":"K. Farkas, et al., The multicluster architecture, Reducing cycle time through partitioning, Micro30, 1997.","DOI":"10.1109\/MICRO.1997.645806"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB5","doi-asserted-by":"crossref","unstructured":"C.T. Gray, W. Liu, R.K. Cain III, Wave Pipelining: Theory and CMOS Implementation, Kluwer Academic Publishers, Norwell, 1993.","DOI":"10.1007\/978-1-4615-3206-4"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB6","unstructured":"HP8500. ftp:\/\/www.hotchips.org\/pub\/hot7to11cd\/hc98\/pdf_1up\/hc98_1a_johnson_1up.pdf."},{"key":"10.1016\/S0167-739X(02)00051-1_BIB7","unstructured":"IA64. http:\/\/developer.intel.com\/design\/ia-64\/manuals."},{"issue":"2","key":"10.1016\/S0167-739X(02)00051-1_BIB8","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/40.755465","article-title":"The Alpha 21264 microprocessor","volume":"19","author":"Kessler","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB9","doi-asserted-by":"crossref","unstructured":"K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, K. Chang, The case for a single-chip multiprocessor, ASPLOS7, 1996.","DOI":"10.1145\/248209.237140"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB10","doi-asserted-by":"crossref","unstructured":"S. Palacharla, N.P. Jouppi, Complexity-effective superscalar processors, ISCA24, 1997.","DOI":"10.1145\/264107.264201"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB11","unstructured":"Pentium III. http:\/\/developer.intel.com\/technology\/itj\/q21999\/articles\/art_2.htm."},{"key":"10.1016\/S0167-739X(02)00051-1_BIB12","unstructured":"Pentium IV. ftp:\/\/download.intel.com\/pentium4\/download\/netburstdetail.pdf."},{"key":"10.1016\/S0167-739X(02)00051-1_BIB13","doi-asserted-by":"crossref","unstructured":"K.K. Sundararaman, M. Franklin, Multiscalar execution along a single flow of control, ICPP 1997.","DOI":"10.1109\/ICPP.1997.622568"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB14","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, ISCA22, 1995.","DOI":"10.1109\/ISCA.1995.524578"},{"key":"10.1016\/S0167-739X(02)00051-1_BIB15","unstructured":"S.J.E. Wilton, N.P. Jouppi, An enhanced access and cycle time model for on-chip caches, Compaq WRL Research Report 93\/5, July 1994. http:\/\/www.research.digital.com\/wrl\/techreports\/abstracts\/93.5.html, http:\/\/research.compaq.com\/wrl\/people\/jouppi\/cacti2.pdf."}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X02000511?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X02000511?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T09:57:25Z","timestamp":1580896645000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X02000511"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,5]]},"references-count":15,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,5]]}},"alternative-id":["S0167739X02000511"],"URL":"https:\/\/doi.org\/10.1016\/s0167-739x(02)00051-1","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[2002,5]]}}}