{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T09:59:46Z","timestamp":1649152786509},"reference-count":31,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1998,5,1]],"date-time":"1998-05-01T00:00:00Z","timestamp":893980800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[1998,5]]},"DOI":"10.1016\/s0167-739x(98)00002-8","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T19:20:15Z","timestamp":1027624815000},"page":"469-487","source":"Crossref","is-referenced-by-count":1,"title":["An evaluation of hardware-based and compiler-controlled optimizations of snooping cache protocols"],"prefix":"10.1016","volume":"13","author":[{"given":"Fredrik","family":"Dahlgren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonas","family":"Skeppstedt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-739X(98)00002-8_BIB1","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/2.546611","article-title":"Shared-memory consistency models: A tutorial","author":"Adve","year":"1996","journal-title":"IEEE Comput."},{"key":"10.1016\/S0167-739X(98)00002-8_BIB2","series-title":"Proceedings of the First International Symposium on High-Performance Computer Architecture","first-page":"256","article-title":"Two techniques for improving performance on bus-based multiprocessors","author":"Anderson","year":"1995"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB3","series-title":"Proceedings of the 1988 International Conference on Supercomputing","first-page":"337","article-title":"A cache coherence approach for large multiprocessor systems","author":"Archibald","year":"1988"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB4","series-title":"Proceedings of the 26th Annual Simulation Symposium","first-page":"41","article-title":"The cacheMire test bench \u2014 A flexible and effective approach for simulation of multiprocessors","author":"Brorsson","year":"1993"},{"issue":"5","key":"10.1016\/S0167-739X(98)00002-8_BIB5","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/12.381947","article-title":"Effective hardware-based data prefetching for high-performance processors","volume":"44","author":"Chen","year":"1995","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-739X(98)00002-8_BIB6","series-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture","first-page":"98","article-title":"Adaptive cache coherency for detecting migratory shared data","author":"Cox","year":"1993"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB7","series-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture","first-page":"60","article-title":"Boosting the performance of hybrid snooping cache protocols","author":"Dahlgren","year":"1995"},{"issue":"7","key":"10.1016\/S0167-739X(98)00002-8_BIB8","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1109\/71.395402","article-title":"Sequential hardware prefetching in shared-memory multiprocessors","volume":"6","author":"Dahlgren","year":"1995","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB9","series-title":"Proceedings of the International Conference on High-Performance Computing","first-page":"87","article-title":"Effectiveness of hardware-based and compiler-controlled snooping cache protocol extensions","author":"Dahlgren","year":"1995"},{"issue":"2","key":"10.1016\/S0167-739X(98)00002-8_BIB10","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1006\/jpdc.1995.1059","article-title":"Using write caches to improve performance of cache coherence protocols in shared-memory multiprocessors","volume":"26","author":"Dahlgren","year":"1995","journal-title":"J. Parallel and Distributed Comput."},{"key":"10.1016\/S0167-739X(98)00002-8_BIB11","series-title":"Proceedings of the first International Symposium on High-Performance Computing Architecture","first-page":"68","article-title":"Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors","author":"Dahlgren","year":"1995"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB12","series-title":"Proceedings of the 16th Annual International Symposium on Computer Architecture","first-page":"2","article-title":"Evaluating the performance of four snooping cache coherence protocols","author":"Eggers","year":"1989"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB13","first-page":"134","article-title":"Performance optimizations, Implementation, and verification of the SGI challenge multiprocessor","volume":"vol. 1","author":"Galles","year":"1994"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB14","series-title":"Proceedings of ASPLOS IV","first-page":"245","article-title":"Performance evaluation of memory consistency models for shared-memory multiprocessors","author":"Gharachorloo","year":"1991"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB15","series-title":"Proceedings of the 15th Annual International Symposium Computer Architecture","first-page":"422","article-title":"The Wisconsin multicube: A new large-scale cache-coherent multiprocessor","author":"Goodman","year":"1988"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB16","doi-asserted-by":"crossref","DOI":"10.1109\/2.156381","article-title":"DDM \u2014 A Cache-Only Memory Architecture","author":"Hagersten","year":"1992","journal-title":"IEEE Comput."},{"key":"10.1016\/S0167-739X(98)00002-8_BIB17","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1007\/BF01762111","article-title":"Competitive snoopy caching","volume":"3","author":"Karlin","year":"1988","journal-title":"Algorithmica"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB18","series-title":"Proceedings of the second International Symposium on High-Performance Computer Architecture","first-page":"95","article-title":"Bus-based COMA \u2014 Reducing traffic in a shared-bus multiprocessor","author":"Landin","year":"1996"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB19","series-title":"Proceeding of the IEEE International Conference on Computer Design","article-title":"Global bus design of a bus-based COMA multiprocessor DICE","author":"Lee","year":"1996"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB20","series-title":"Procedings ASPLOS V","first-page":"62","article-title":"Design and evaluation of a compiler algorithm for prefetching","author":"Mowry","year":"1992"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB21","series-title":"Proceedings of the 11th Annual International Symposium on Computer Architecture","first-page":"348","article-title":"A low overhead coherence solution for multiprocessors with private cache memories","author":"Papamarcos","year":"1984"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB22","series-title":"Proceedings of ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems","first-page":"74","article-title":"The KSR 1: Experimentation and modeling of poststore","author":"Rosti","year":"1993"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB23","series-title":"Proceedings of the 11th Annual International Symposium on Computer Architecture","first-page":"340","article-title":"Dynamic decentralized cache schemes for MIMD parallel processors","author":"Rudolph","year":"1984"},{"issue":"1","key":"10.1016\/S0167-739X(98)00002-8_BIB24","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared-memory","volume":"20","author":"Singh","year":"1992","journal-title":"Comput. Architecture News"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB25","article-title":"The design and implementation of an optimizing ANSI C compiler for SPARC","author":"Skeppstedt","year":"1990"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB26","series-title":"Proceeding of ASPLOS VI","first-page":"286","article-title":"Simple compiler algorithms to reduce ownership overhead in cache coherence protocols","author":"Skeppstedt","year":"1994"},{"issue":"6","key":"10.1016\/S0167-739X(98)00002-8_BIB27","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1145\/236114.236116","article-title":"Using dataflow analysis techniques to reduce ownership overhead in cache coherence protocols","volume":"18","author":"Skeppstedt","year":"1996","journal-title":"ACM Trans. Programming Languages and Systems (TOPLAS)"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB28","series-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture","first-page":"109","article-title":"An adaptive cache coherence protocol optimized for migratory sharing","author":"Stenstr\u00f6m","year":"1993"},{"issue":"8","key":"10.1016\/S0167-739X(98)00002-8_BIB29","doi-asserted-by":"crossref","first-page":"909","DOI":"10.1109\/12.2243","article-title":"Firefly: A multiprocessor workstation","volume":"37","author":"Thacker","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-739X(98)00002-8_BIB30","series-title":"Proceedings of the 20th Annual International Symposium Computer Architecture","first-page":"278","article-title":"Limitations of cache prefetching in a bus-based multiprocessor","author":"Tullsen","year":"1993"},{"key":"10.1016\/S0167-739X(98)00002-8_BIB31","article-title":"The prospects for on-line hybrid coherency protocols on bus-based multiprocessors","author":"Veenstra","year":"1994"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X98000028?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X98000028?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,22]],"date-time":"2019-04-22T19:31:01Z","timestamp":1555961461000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X98000028"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,5]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1998,5]]}},"alternative-id":["S0167739X98000028"],"URL":"https:\/\/doi.org\/10.1016\/s0167-739x(98)00002-8","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[1998,5]]}}}