{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T19:01:10Z","timestamp":1648926070550},"reference-count":13,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2000,3,1]],"date-time":"2000-03-01T00:00:00Z","timestamp":951868800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2000,3]]},"DOI":"10.1016\/s0167-739x(99)00127-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T13:55:25Z","timestamp":1027605325000},"page":"503-511","source":"Crossref","is-referenced-by-count":1,"title":["Link-time effective whole-program optimizations"],"prefix":"10.1016","volume":"16","author":[{"given":"Andrea G.M","family":"Cilio","sequence":"first","affiliation":[]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-739X(99)00127-2_BIB1","unstructured":"A.G.M. Cilio, H. Corporaal, Global program optimization: register allocation of static scalar objects, in: Proceedings of the Fifth Conference of the Advanced School for Computing and Imaging, June 1999."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB2","unstructured":"A.G.M. Cilio, I. Karkowski, H. Corporaal, Fixed-point arithmetic for ASIP code generation, in: Proceedings of the Fourth Conference of the Advanced School for Computing and Imaging, June 1998."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB3","unstructured":"H. Corporaal, Microprocessor Architectures; from VLIW to TTA, Wiley, New York, 1997, ISBN 0-471-97157-X."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB4","doi-asserted-by":"crossref","unstructured":"B. Deitrich, B.-C. Cheng, W.W. Hwu, Improving static branch prediction in a compiler, in: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Paris, France, October 1998.","DOI":"10.1109\/PACT.1998.727253"},{"key":"10.1016\/S0167-739X(99)00127-2_BIB5","unstructured":"J. Greenbaum, Generating object files directly from SUIF\/MACHSUIF using GNU libbfd.a, in: Proceedings of the Second SUIF Workshop, August 1997."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB6","unstructured":"Stanford Compiler Group, The SUIF Library, Stanford University, 1994."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB7","doi-asserted-by":"crossref","unstructured":"J. Hummel, L.J. Hendren, A. Nicolau, A general data dependence test for dynamic, pointer-based data structures, in: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1994.","DOI":"10.1145\/178243.178262"},{"issue":"12","key":"10.1016\/S0167-739X(99)00127-2_BIB8","first-page":"1625","article-title":"Compiler technology for future microprocessors","volume":"41","author":"Hwu","year":"1995","journal-title":"IEEE Trans. Computers"},{"key":"10.1016\/S0167-739X(99)00127-2_BIB9","unstructured":"J. Janssen, H. Corporaal, Registers on demand: an integrated region scheduler and register allocator, in: Conference on Compiler Construction, April 1998."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB10","doi-asserted-by":"crossref","unstructured":"C. Liem, Retargetable Compilers for Embedded Core Processors. Kluwer Academic Publishers, Dordrecht, 1997, ISBN 0-7923-9959-5.","DOI":"10.1007\/978-1-4757-6422-2"},{"key":"10.1016\/S0167-739X(99)00127-2_BIB11","unstructured":"M.D. Smith, Extending SUIF for machine-dependent optimizations, in: Proceedings of the First SUIF Workshop, January 1996."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB12","unstructured":"A. Srivastava, D.W. Wall, A practical system for intermodule code optimization at link-time, Technical Report 6, Western Research Laboratory, Digital Equipment Corporation, December 1992."},{"key":"10.1016\/S0167-739X(99)00127-2_BIB13","doi-asserted-by":"crossref","unstructured":"D.W. Wall, Global register allocation at link time, Technical Report 6, Western Research Laboratory, Digital Equipment Corporation, October 1986.","DOI":"10.1145\/13310.13338"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X99001272?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X99001272?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T23:21:00Z","timestamp":1556493660000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X99001272"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,3]]},"references-count":13,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2000,3]]}},"alternative-id":["S0167739X99001272"],"URL":"https:\/\/doi.org\/10.1016\/s0167-739x(99)00127-2","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[2000,3]]}}}