{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T14:51:42Z","timestamp":1649083902837},"reference-count":12,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[2001,8,1]],"date-time":"2001-08-01T00:00:00Z","timestamp":996624000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2001,8]]},"DOI":"10.1016\/s0167-8191(01)00085-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:13:24Z","timestamp":1027620804000},"page":"1173-1195","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive software prefetching in scalable multiprocessors using cache information"],"prefix":"10.1016","volume":"27","author":[{"given":"Daeyeon","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byeong","family":"Hag Seong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael H","family":"Saavedra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(01)00085-0_BIB1","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/71.97897","article-title":"Limits on interconnection network performance","volume":"2","author":"Agarwal","year":"1991","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB2","doi-asserted-by":"crossref","unstructured":"J. Baer, T. Chen, An effective on-chip preloading scheme to reduce data access penalty, in: Proceedings of the Supercomputing'91, November 1991, pp. 176\u2013186","DOI":"10.1145\/125826.125932"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB3","doi-asserted-by":"crossref","unstructured":"E. Brewer, C. Dellarocas, A. Colbrook, W. Weihl, PROTEUS: A high performance parallel-architecture simulator, Technical Report MIT\/LCS\/TR-516, MIT, 1991","DOI":"10.21236\/ADA241343"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB4","doi-asserted-by":"crossref","unstructured":"T. Chen, J. Baer, A performance study of software and hardware data prefetching schemes, in Proceedings of the 21st Annual International Symposium on Computer Architecture, April 1994, pp. 223\u2013232","DOI":"10.1109\/ISCA.1994.288147"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB5","doi-asserted-by":"crossref","unstructured":"F. Dahlgren, M. Dubois, P. Stenstrom, Fixed and adaptive sequential prefetching in shared-memory multiprocessors, in: Proceedings of the 1993 International Conference on Parallel Processing, Vol. I, August 1993, pp. 56\u201363","DOI":"10.1109\/ICPP.1993.92"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB6","doi-asserted-by":"crossref","unstructured":"E. Gornish, A. Veidenbaum, An integrated hardware\/software data prefetching scheme for shared-memory multiprocessors, in: Proceedings of the 1994 International Conference on Parallel Processing, Vol. II, August 1994, pp. 281\u2013284","DOI":"10.1109\/ICPP.1994.57"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB7","doi-asserted-by":"crossref","unstructured":"A. Ki, A. Knowles, Adaptive data prefetching using cache information, in: Proceedings of the 11th International Conference on Supercomputing 1997. pp. 204\u2013212","DOI":"10.1145\/263580.263633"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB8","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0743-7315(91)90014-Z","article-title":"Tolerating latency through software-controlled prefetching in shared-memory multiprocessor","volume":"12","author":"Mowry","year":"1991","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB9","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1145\/273011.273021","article-title":"Tolerating latency in multiprocessors through compiler-inserted prefetching","volume":"64","author":"Mowry","year":"1998","journal-title":"ACM Trans. Computer Systems"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB10","unstructured":"D. Park, Adaptive execution: Improving performance through the runtime adaptation of performance parameters, Ph.D. thesis, University of Southern California, 1996"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB11","doi-asserted-by":"crossref","unstructured":"D. Park, R. Saavedra, Trojan, A high-performance simulator for shared-memory architectures, in: Proceedings of the 29th Annual Simulation Symposium, April 1996. pp. 44\u201353","DOI":"10.1109\/SIMSYM.1996.492151"},{"key":"10.1016\/S0167-8191(01)00085-0_BIB12","doi-asserted-by":"crossref","unstructured":"S. Woo, J. Singh, The SPLASH-2 programs: Characterization and methodological considerations, in: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 43\u201363","DOI":"10.1145\/223982.223990"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819101000850?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819101000850?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T07:26:35Z","timestamp":1555658795000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819101000850"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,8]]},"references-count":12,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2001,8]]}},"alternative-id":["S0167819101000850"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(01)00085-0","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2001,8]]}}}