{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T04:40:10Z","timestamp":1648615210782},"reference-count":39,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2002,1]]},"DOI":"10.1016\/s0167-8191(01)00123-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T15:19:32Z","timestamp":1027610372000},"page":"107-132","source":"Crossref","is-referenced-by-count":0,"title":["Implementation and evaluation of directory hints in CC-NUMA multiprocessors"],"prefix":"10.1016","volume":"28","author":[{"given":"Hung-Chang","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ta","family":"King","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(01)00123-5_BIB1","series-title":"Pentium Processor System Architecture","author":"Anderson","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB2","series-title":"Proc. Internat. Conf. on High Performance Computing and Communications on Supercomputing","first-page":"17","article-title":"Earthquake ground motion modeling on parallel computers","author":"Bao","year":"1996"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB3","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"294","article-title":"Multicast snooping: a new coherence method using a multicast address network","author":"Bilir","year":"1999"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB4","series-title":"Proc. Internat. Conf. on System Sciences","first-page":"242","article-title":"Using hints to reduce the read miss penalty for flat COMA protocols","author":"Bjorkman","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB5","series-title":"IEEE Micro","article-title":"Virtual-memory-mapped network interfaces","author":"Blumrich","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB6","series-title":"Proc. Internat. Symp. on High Performance Interconnects (Hot Interconnects 4)","article-title":"Cavallino: the TeraFlops router and Nic","author":"Carbonaro","year":"1996"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB7","series-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler","year":"1998"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB8","series-title":"Interconnection Networks: An Engineering Approach","author":"Duato","year":"1997"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB9","series-title":"IEEE Micro","first-page":"29","article-title":"Myrinet: a gigabit-per-second local area network","author":"Boden","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB10","series-title":"Proc. Internat. Symp. on High Performance Interconnects (Hot Interconnects 4)","article-title":"Scalable pipelined interconnect for distributed endpoint routing: the SGI spider chip","author":"Galles","year":"1996"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB11","series-title":"Proc. Architectural Support for Programming Languages and Operating Systems","first-page":"245","article-title":"Performance evaluation of memory consistency model for shared-memory multiprocessors","author":"Gharachorloo","year":"1991"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB12","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"15","article-title":"Memory consistency and event ordering in scalable shared-memory multiprocessors","author":"Gharachorloo","year":"1990"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB13","series-title":"Proc. Internat. Conf. on Parallel and Distributed Systems","first-page":"221","article-title":"Does multicast communication make sense in write invalidation traffic?","author":"Hsiao","year":"2000"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB14","series-title":"Proc. Annual Simulation Symp.","first-page":"317","article-title":"MICA: a memory and interconnect simulation environment for cache-based architectures","author":"Hsiao","year":"2000"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB15","series-title":"Prof. Internat. Conf. on Parallel Processing","first-page":"497","article-title":"The thread-based protocol engines for CC-NUMA multiprocessors","author":"Hsiao","year":"2000"},{"issue":"4","key":"10.1016\/S0167-8191(01)00123-5_BIB16","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1142\/S0129053399000211","article-title":"A simulation toolkit for x86-compatible processors \u2013 Xsim","volume":"10","author":"Hsiao","year":"1999","journal-title":"International Journal of High Speed Computing"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB17","unstructured":"IEEE, IEEE Standard for Scalable Coherent Interface (SCI), 1993"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB18","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"170","article-title":"Efficient synchronization: let them eat QOLB","author":"Kagi","year":"1997"},{"issue":"4","key":"10.1016\/S0167-8191(01)00123-5_BIB19","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/118544.118546","article-title":"Experimental comparisons of memory management polices for NUMA multiprocessors","volume":"9","author":"Larowe","year":"1991","journal-title":"ACM Transactions on Computer Systems"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB20","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"241","article-title":"The SGI Origin: a ccNUMA highly scalable server","author":"Laudon","year":"1997"},{"issue":"3","key":"10.1016\/S0167-8191(01)00123-5_BIB21","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford Dash multiprocessor","volume":"25","author":"Lenoski","year":"1992","journal-title":"IEEE Computer"},{"issue":"8","key":"10.1016\/S0167-8191(01)00123-5_BIB22","doi-asserted-by":"crossref","first-page":"793","DOI":"10.1109\/71.298203","article-title":"Deadlock-free multicast wormhole routing in 2D-mesh multicomputers","volume":"5","author":"Lin","year":"1994","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB23","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"308","article-title":"STiNG: a CC-NUMA computer system for commercial markplace","author":"Lovett","year":"1996"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB24","series-title":"Proc. Internat. Conf. on Microelectronics","first-page":"841","article-title":"Limes: a multiprocessor simulation environment","author":"Magdic","year":"1997"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB25","series-title":"Proc. Internat. Symp. on Parallel and Distributed Processing","first-page":"186","article-title":"An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors","author":"Malumbres","year":"1996"},{"issue":"12","key":"10.1016\/S0167-8191(01)00123-5_BIB26","doi-asserted-by":"crossref","first-page":"1254","DOI":"10.1109\/71.334899","article-title":"Unicast-based multicast communication in wormhole-routed direct networks","volume":"5","author":"Mckinley","year":"1994","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB27","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"247","article-title":"Coherent network interfaces for fine-grain communication","author":"Mukherjee","year":"1996"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB28","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"71","article-title":"S-Connect: from networks of workstations to supercomputer performance","author":"Nowatzyk","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB29","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"325","article-title":"Tempest and typhoon: user-level shared memory","author":"Reinhardt","year":"1994"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB30","series-title":"Proc. Internat. Symp. on High Performance Computer Architecture","first-page":"276","article-title":"An argument for simple COMA","author":"Saulsbury","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB31","series-title":"Proc. Winter Simulation Conf.","first-page":"246","article-title":"Using CSIM to model complex systems","author":"Schwetman","year":"1988"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB32","doi-asserted-by":"crossref","DOI":"10.1007\/BF02577741","article-title":"Fast, contention-free combining tree barriers","author":"Scott","year":"1994","journal-title":"International Journal of Parallel Programming"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB33","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"342","article-title":"Flexible use of memory for replication\/migration in Cache-coherent DSM multiprocessors","author":"Soundararajan","year":"1998"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB34","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"80","article-title":"Comparative performance evaluation of cache-coherent NUMA and COMA architectures","author":"Stenstrom","year":"1992"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB35","unstructured":"R. Thekkath, S.J. Eggers, The Presto application suite, Technical report, Department of Computer Science and Engineering, University of Washington, 1994"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB36","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"98","article-title":"The Mercury interconnect architecture: a cost-effective infrastructure for high-performance servers","author":"Weber","year":"1997"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB37","series-title":"Proc. Internat. Symp. on Computer Architecture","first-page":"24","article-title":"The SPLASH-2 Programs: characterization and methodological considers","author":"Woo","year":"1995"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB38","series-title":"Proc. High-performance Computer Architecture","first-page":"4","article-title":"Speeding up the memory hierarchy in flat COMA multiprocessors","author":"Yang","year":"1997"},{"key":"10.1016\/S0167-8191(01)00123-5_BIB39","series-title":"Proc. of High-Performance Computer Architecture","first-page":"272","article-title":"Reducing remote conflict misses: NUMA with remote cache versus COMA","author":"Zhang","year":"1997"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819101001235?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819101001235?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T09:26:53Z","timestamp":1556357213000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819101001235"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,1]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2002,1]]}},"alternative-id":["S0167819101001235"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(01)00123-5","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2002,1]]}}}