{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:36:57Z","timestamp":1742632617101,"version":"3.30.1"},"reference-count":27,"publisher":"Elsevier BV","issue":"7-8","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1016\/s0167-8191(02)00106-0","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T19:17:34Z","timestamp":1032290254000},"page":"1141-1154","source":"Crossref","is-referenced-by-count":17,"title":["Towards a general framework for FPGA based image processing using hardware skeletons"],"prefix":"10.1016","volume":"28","author":[{"given":"K","family":"Benkrid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D","family":"Crookes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A","family":"Benkrid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(02)00106-0_BIB1","doi-asserted-by":"crossref","unstructured":"T. Kean, B. New, B. Slous, A 800 MPixel\/sec reconfigurable image correlator on XC6216, in: Proceedings of the Seventh International Workshop on Field Programmable Logic and its Applications, FPL' 97, pp. 382\u2013391","DOI":"10.1007\/3-540-63465-7_243"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB2","doi-asserted-by":"crossref","unstructured":"J. Heron, D. Trainor, R. Woods, Implementation of the 2D DCT using a Xilinx XC6264 FPGA, in: IEEE Proceedings on the Workshop on Signal Processing Systems, SiPS' 97, IEEE Press, pp. 541\u2013550","DOI":"10.1109\/SIPS.1997.626344"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB3","first-page":"584","article-title":"FPGA implementation of 2D wavelet transform","volume":"vol. 1","author":"Ali","year":"1999"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB4","unstructured":"Synopsys Inc., Behavioural Compiler, Software documentation, 1998. Available from <http:\/\/www.synopsys.com\/products\/beh_syn\/>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB5","unstructured":"C Level Design Inc., C\/C++ Synthesis System Compiler, Product overview, 1998. Available from <http:\/\/www.cleveldesign.com\/products\/>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB6","unstructured":"The Embedded Solutions Limited, Handel C information sheets, 1999. Available from <http:\/\/www.embeddedsol.com>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB7","unstructured":"Scott Smith, David Black, Pushing the Limits with Behavioral Compiler, Synopsys Inc, 1999. Available from <http:\/\/www.synopsys.com\/products\/beh_syn\/bc_compaq_wp.pdf>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB8","unstructured":"Z. Jaffer, B. Piotto, Experiences Using Behavioral Synthesis on an ATM Traffic & Queue Management ASIC, Synopsys Inc., 1999. Available from <http:\/\/www.synopsys.com\/products\/beh_syn\/bc_nortel_wp.pdf>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB9","unstructured":"B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, M. Rytting, A CAD suite for High-Performance FPGA design, FCCM' 99, Preliminary Proceedings"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB10","unstructured":"K. Benkrid, Design and Implementation of a High Level FPGA Based Coprocessor for Image and Video Processing, Ph.D. Thesis, Department of Computer Science, The Queen's University of Belfast, 2000. Available from <http:\/\/www.cs.qub.ac.uk\/\u223cK.Benkrid\/MyThesis.html>"},{"year":"1989","series-title":"Algorithmic Skeletons: Structured Management of Parallel Computation","author":"Cole","key":"10.1016\/S0167-8191(02)00106-0_BIB11"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB12","series-title":"Programming Models for Massively Parallel Programming Computers","first-page":"160","article-title":"Structured parallel programming","author":"Darlington","year":"1993"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB13","doi-asserted-by":"crossref","unstructured":"G.J. Michaelson, N.R. Scaife, A.M. Wallace, Prototyping parallel algorithms in standard ML, in: Proceedings of British Vision Conference, September 1995 Available from <ftp:\/\/ftp.cee.hw.ac.uk\/pub\/funcprog\/msw.bmvc95.ps.Z>","DOI":"10.5244\/C.9.67"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB14","unstructured":"P. Dhaussy, J.-M. Filloque, B. Pottier, S. Rubini, ArMen: An FPGA-based parallel architecture, in: H.J. Siegel (Ed.), International Parallel Processing Symposium (Parallel System Fair), Canc\u00f9n, Mexico, April 1994. Available from <http:\/\/ubolib.univ-brest.fr\/\u223carmen\/armen1-eng.html>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB15","unstructured":"The ARDOISE project, Architecture Reconfigurable Dynamiquement Orient\u00e9e Image et Signal Embarquable. Available from <http:\/\/www-etis.ensea.fr\/Francais\/AxesArchi\/ai\/dardoise\/ardoise11.html>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB16","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1016\/0734-189X(90)90106-6","article-title":"Image algebra: An overview","volume":"49","author":"Ritter","year":"1990","journal-title":"Computer Vision, Graphics and Image Processing"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB17","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","article-title":"Signed digit number representation for fast parallel arithmetic","volume":"10","author":"Avizienis","year":"1961","journal-title":"IRE Transactions on Electronic Computer"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB18","series-title":"Signed Digit Arithmetic on FPGAs More FPGAs","first-page":"250","author":"Moran","year":"1994"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB19","series-title":"Real time signal processing VII","first-page":"86","article-title":"On-line arithmetic: An overview","volume":"vol. 495","author":"Ercegovac","year":"1984"},{"issue":"1","key":"10.1016\/S0167-8191(02)00106-0_BIB20","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/MDT.1985.294686","article-title":"EDIF: A mechanism for the exchange of design information","volume":"2","author":"Crawford","year":"1984","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB21","first-page":"990","article-title":"An environment for generating FPGA architectures for image algebra-based algorithms","volume":"3","author":"Crookes","year":"1998","journal-title":"ICIP98"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB22","series-title":"Proceedings of the IPA'99, IEE Seventh International Conference on Image Processing and its Applications, Manchester","first-page":"112","article-title":"A high level software environment for FPGA based image processing","author":"Benkrid","year":"1999"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB23","unstructured":"Xilinx Ltd., XC4000E and XC4000X Series Field Programmable Gate Arrays -Product Specification, 1999. Available from <http:\/\/www.xilinx.com\/partinfo\/4000.pdf>"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB24","unstructured":"K. Hwang, Computer Arithmetic Principles, Architecture, and Design, Wiley, 1979"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB25","series-title":"Computer arithmetic algorithms","first-page":"99","author":"Koren","year":"1993"},{"key":"10.1016\/S0167-8191(02)00106-0_BIB26","doi-asserted-by":"crossref","unstructured":"D. Crookes, K. Benkrid, A. Bouridane, K. Alotaibi, A. Benkrid, Design and implementation of a high level programming environment for FPGA based image, IEE proceedings: Vision Image and Signal Processing 147 (7) (2000) 377\u2013384","DOI":"10.1049\/ip-vis:20000579"},{"article-title":"Digital Image Processing","year":"1995","author":"Castleman","key":"10.1016\/S0167-8191(02)00106-0_BIB27"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001060?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001060?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:34:08Z","timestamp":1733790848000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819102001060"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":27,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["S0167819102001060"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(02)00106-0","relation":{},"ISSN":["0167-8191"],"issn-type":[{"type":"print","value":"0167-8191"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}