{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T17:42:47Z","timestamp":1743356567277},"reference-count":34,"publisher":"Elsevier BV","issue":"7-8","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1016\/s0167-8191(02)00107-2","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T19:17:34Z","timestamp":1032290254000},"page":"1111-1139","source":"Crossref","is-referenced-by-count":7,"title":["Reconfigurable media processing"],"prefix":"10.1016","volume":"28","author":[{"given":"Aravind","family":"Dasu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sethuraman","family":"Panchanathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(02)00107-2_BIB1","doi-asserted-by":"crossref","first-page":"1653","DOI":"10.1109\/5.476081","article-title":"The design of the microarchitecture of UltraSparc TM-I","volume":"83","author":"Tremblay","year":"1995","journal-title":"Proceedings of IEEE"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB2","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/40.526924","article-title":"MMX technology extension to the Intel architecture","volume":"16","author":"Peleg","year":"1996","journal-title":"IEEE Micro Mag."},{"key":"10.1016\/S0167-8191(02)00107-2_BIB3","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.526921","article-title":"VIS speeds new media processing","volume":"16","author":"Tremblay","year":"1996","journal-title":"IEEE Micro Mag."},{"key":"10.1016\/S0167-8191(02)00107-2_BIB4","unstructured":"M. Kagan, P55C Micro-Architecture: The First Implementation of the MMX Technology, in: Proceedings of the Eighth symposium of IEEE Hot Chips, Stanford, CA, August 1996. Available from <http:\/\/infopad.eecs.berkeley.edu\/HotChips8\/5.2\/>"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB5","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/40.372347","article-title":"Accelerating multimedia with enhanced microprocessors","volume":"15","author":"Lee","year":"1995","journal-title":"IEEE Micro Mag."},{"key":"10.1016\/S0167-8191(02)00107-2_BIB6","unstructured":"MediaGX Architectural System Overview. Available from <http:\/\/www.cyrix.com\/process\/prodinfo\/mediagx\/gxovervw.htm>"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB7","doi-asserted-by":"crossref","unstructured":"C. Heer, C. Miro, A. Lafage, M. Berekovic, G. Ghigo, T. Selinger, K.I. Wels, Design and architecture of the MPEG-4 video rendering co-processor `TANGRAM', Proceedings of the Sixth IEEE International Conference on Electronics, Circuits and Systems, 1999 3 (1999) 1205\u20131210","DOI":"10.1109\/ICECS.1999.814386"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB8","unstructured":"P. Bernosky, S. Tandy, Bringing workstation graphics performance to a desktop near you: ViRGE\/VX\u201d, in: Proceedings of the Eighth Symposium of IEEE Hot Chips, Stanford, CA, August 1996. Available from <http:\/\/infopad.eecs.berkeley.edu\/HotChips8\/9.2\/>"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB9","doi-asserted-by":"crossref","unstructured":"K. Balmer, N. Ing-Simmons, P. Moyse, I. Robertson, J. Keay, M. Hammes, E. Oakland, R. Simpson, G. Barr, D. Roskell, A single chip multimedia video processor, Proceedings of the IEEE Custom Integrated Circuits Conference (1994) 91\u201394","DOI":"10.1109\/CICC.1994.379760"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB10","unstructured":"G. Slavenburg, S. Rathnam, H. Dijkstra, The TriMedia TM-1 PCI VLIW media processor, in: Proceedings of the Eighth symposium of IEEE Hot Chips, Stanford, CA, August 1996. Available from <http:\/\/infopad.eecs.berkeley.edu\/HotChips8\/6.1\/>"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB11","unstructured":"LSI Logic Consumer Products. Available from <http:\/\/www.lsilogic.com\/products\/unit5_6z.html>"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB12","unstructured":"S. Bose, A single chip multi-standard video codec, Proceedings of the Fifth symposium of IEEE Hot Chips, Stanford, CA, August 1993"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB13","unstructured":"C.N. Raghavendra, Complexity analysis of MPEG-4 video profiles, A master's thesis, Arizona State University, 2000"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB14","unstructured":"K. Ramaswamy, A methodology to implement MPEG-4 algorithms on reconfigurable architectures, A master's thesis, Arizona State University, 2000"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB15","unstructured":"A. DeHon, Reconfigurable architectures got general-purpose computing, A.I Technical Report No. 1586, Massachusetts Institute of Technology, October 1996"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB16","first-page":"2\/1","article-title":"Tooling up for reconfigurable system design","author":"Brebner","year":"1999","journal-title":"IEE Colloquium on Reconfigurable Systems"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB17","doi-asserted-by":"crossref","unstructured":"S. Jain, M. Balakrishnan, A. Kumar, S. Kumar, Speeding up program execution using reconfigurable hardware and a hardware function library, Eleventh International Conference on VLSI Design (1998) 400\u2013405","DOI":"10.1109\/ICVD.1998.646641"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB18","series-title":"Algorithms, Complexity Analysis and VLSI Architectures for MPEG4 Motion Estimation","author":"Kuhn","year":"1999"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB19","unstructured":"Available from <http:\/\/www.sun.com\/microelectronics\/MAJC\/documentation\/>"},{"issue":"2","key":"10.1016\/S0167-8191(02)00107-2_BIB20","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1109\/5.740021","article-title":"DDMPs: self-timed super-pipelined data-driven multimedia processors","volume":"87","author":"Terada","year":"1999","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB21","doi-asserted-by":"crossref","unstructured":"S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, R. Laufer, PipeRench: a coprocessor for streaming multimedia acceleration, in: Proceedings of the 26th International Symposium on Computer Architecture, 1999, pp. 28\u201339","DOI":"10.1109\/ISCA.1999.765937"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB22","doi-asserted-by":"crossref","unstructured":"H. Singh, Lee Ming-Hau, Lu Guangming; F.J. Kurdahi, N. Bagherzadeh, E.M.C. Filho, 1998. MorphoSys: a reconfigurable architecture for multimedia applications, in: Proceedings of the XI Brazilian Symposium on Integrated Circuit Design, 1998, pp. 134\u2013139","DOI":"10.1109\/SBCCI.1998.715427"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB23","doi-asserted-by":"crossref","unstructured":"Z.A. Ye, A. Moshovos, S. Hauck, P. Banerjee, CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit, in: Proceedings of the 27th International Symposium on Computer Architecture, 2000, pp. 225\u2013235","DOI":"10.1145\/339647.339687"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB24","doi-asserted-by":"crossref","unstructured":"H. Blume, H.-M. Bluthgen, C. Henning, P. Osterloh, Integration of high-performance ASICs into reconfigurable systems providing additional multimedia functionality, in: Proceedings of IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2000, pp. 66\u201375","DOI":"10.1109\/ASAP.2000.862379"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB25","doi-asserted-by":"crossref","unstructured":"J. Becker, T. Pionteck, M. Glesner, An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing, in: Proceedings of 13th Symposium on Integrated Circuits and Systems Design, 2000, pp. 341\u2013346","DOI":"10.1109\/SBCCI.2000.876052"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB26","doi-asserted-by":"crossref","unstructured":"S. Wong, S. Cotofana, S. Vassiliadis, Coarse reconfigurable multimedia unit extension, in: Proceedings of the Ninth Euromicro Workshop on Parallel and Distributed Processing, 2001, pp. 235\u2013242","DOI":"10.1109\/EMPDP.2001.905048"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB27","unstructured":"Available from <http:\/\/www.c-cube.com\/product_display.fcfm?ProdID= 36>"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB28","doi-asserted-by":"crossref","unstructured":"Y.-F. Jang, J.N. Kao, J.-S. Yang, P.-C. Huang, A 0.8 \/spl mu\/ 100-MHz 2-D DCT core processor, IEEE Transactions on Consumer Electronics, 40 (3) (1994) 703\u2013710","DOI":"10.1109\/30.320861"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB29","doi-asserted-by":"crossref","unstructured":"M. Berekovic, R. Frase, P. Pirsch, A flexible processor architecture for MPEG-4 image compositing, in: Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing, 5 (1998) 3153\u20133156","DOI":"10.1109\/ICASSP.1998.678195"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB30","doi-asserted-by":"crossref","unstructured":"R. Sarmiento, C. Pulido, F. Tobajas, V. Armas, R. Esper-Chain, J. Lopez, J. Montiel Nelson, A. Nunez, A 600 MHz 2D-DCT processor for MPEG applications, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers, 2 (1997) 1527\u20131531","DOI":"10.1109\/ACSSC.1997.679159"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB31","unstructured":"R. Mohan, Temporal partitioning for partial reconfigurable architectures, A master's thesis, Arizona State University, 2001"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB32","doi-asserted-by":"crossref","unstructured":"R. Mohan, A. Dasu, S. Panchanathan, Temporal partitioning of circuits for advanced partially reconfigurable systems, SPIE Conference on Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications III, Denver, August 2001","DOI":"10.1117\/12.434382"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB33","unstructured":"M. Karthikeya, P. Gajjala, D. Bhatia, Remporal partitioning and scheduling data flow graphs for reconfigurable architecture, in: IEEE Transactions on Computers, June 1999"},{"key":"10.1016\/S0167-8191(02)00107-2_BIB34","series-title":"Fundamentals of Molecular Evolution","first-page":"106","article-title":"Un-weighted pair group method with arithmetic mean (UPGMA) tree construction","author":"Li","year":"1999"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001072?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001072?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,9]],"date-time":"2019-04-09T14:21:21Z","timestamp":1554819681000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819102001072"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":34,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["S0167819102001072"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(02)00107-2","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}