{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T22:59:34Z","timestamp":1648853974130},"reference-count":28,"publisher":"Elsevier BV","issue":"7-8","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1016\/s0167-8191(02)00111-4","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T19:17:34Z","timestamp":1032290254000},"page":"1179-1202","source":"Crossref","is-referenced-by-count":0,"title":["ARIAL: rapid prototyping for mixed and parallel platforms"],"prefix":"10.1016","volume":"28","author":[{"given":"Virginie","family":"Fresse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Deforges","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"11","key":"10.1016\/S0167-8191(02)00111-4_BIB1","doi-asserted-by":"crossref","first-page":"2161","DOI":"10.1109\/49.895021","article-title":"A reconfigurable 8 GOP ASIC architecture for high-speed data communications","volume":"18","author":"Grayver","year":"2000","journal-title":"IEEE Journal on Selected Areas in Communications"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB2","first-page":"972","article-title":"Hardware architecture for optical flow estimation in real time","volume":"vol. 3","author":"Zuloaga","year":"1998"},{"issue":"3","key":"10.1016\/S0167-8191(02)00111-4_BIB3","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1109\/11.796275","article-title":"DSP based OFDM demodulator and equalizer for professional DVB-T receivers","volume":"45","author":"Frescura","year":"1999","journal-title":"IEEE Transactions on Broadcasting"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB4","series-title":"Proceedings, IEEE Computer Society Workshop on VLSI","first-page":"47","article-title":"A heterogeneous multiprocessor architecture for low-power audio signal processing applications","author":"Paker","year":"2001"},{"issue":"8","key":"10.1016\/S0167-8191(02)00111-4_BIB5","doi-asserted-by":"crossref","first-page":"1390","DOI":"10.1109\/22.939918","article-title":"Implementation of a real-time frequency-selective RF channel simulator using a hybrid DSP-FPGA architecture","volume":"49","author":"Wickert","year":"2001","journal-title":"IEEE Transactions on Microwave Theory and Techniques"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB6","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1049\/ecej:19980307","article-title":"Parallel architecture for image processing","author":"Downton","year":"1998","journal-title":"Electronics and Communications Engineering Journal"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB7","first-page":"2\/1","article-title":"Image processing applications using a novel parallel computing machine based on reconfigurable logic","author":"Allinson","year":"1994","journal-title":"IEE Colloquium on Parallel Architectures for Image Processing"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB8","unstructured":"Universit\u00e9 de Berkeley, HYPER: Synthesis for data path intensive architectures, 1996. Available from <http:\/\/infopad.eecs.berkeley.edu\/\u223chyper\/>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB9","unstructured":"F. Balarin, M. Chiodo, D. Engel, et al., POLIS: A design environment for control-dominated embedded systems, vol. 3.0, User's manual, December 1997. Available from <http:\/\/www.comlab.ox.ac.uk\/archive\/procos\/codesign.html>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB10","unstructured":"Eonic Inc., Real-time operating system and development tools for embedded systems, Technical Product, 2000. Available from <http:\/\/www.eoni.com\/virtuoso\/>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB11","unstructured":"Advanced Visual Systems Inc., Introduction to AVS\/Express\u201d, Official site, 1996. Available from <http:\/\/www.avs.com>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB12","unstructured":"C. Lavarenne, O. Seghrouchni, Y. Sorel, et al. The SynDEx software environment for real-time distributed systems design and implementation, Proceedings of the European Control Conference, July 1991"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB13","unstructured":"C. Lavarenne, Y. Sorel, Specification, performance optimization and executive generation for real-time embedded multiprocessor applications with SynDEx, CNES Symposium on Real-Time Embedded Processing for Space Applications, Les Saintes-Maries-de-la-mer France, November 1992"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB14","first-page":"145","article-title":"Real time embedded image processing applications using the A3 methodology","volume":"vol. 1 and 2","author":"Lavarenne","year":"1996"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB15","doi-asserted-by":"crossref","unstructured":"T. Grandpierre, C. Lavarenne, Y. Sorel, Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors, CODES'99, Seventh International Workshop on Hardware\/software Co-design, Rome, Italy, May 1999","DOI":"10.1145\/301177.301489"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB16","unstructured":"A. Vicard, Y. Sorel, Formalization and static optimization of parallel implementations, Workshop on Distributed and Parallel systems, DAPSYS'98, October 1998, Budapest"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB17","unstructured":"Free Software Foundation, The manual of the GNU version of m4, November 1998. Available from <http:\/\/www.gnu.org\/manual\/m4-1.4\/m4.html>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB18","unstructured":"Department of Electrical Engineering and Computer Sciences, The Ptolemy project. Available from <http:\/\/Ptolemy.eecs.berkeley.edu\/>"},{"issue":"12","key":"10.1016\/S0167-8191(02)00111-4_BIB19","doi-asserted-by":"crossref","DOI":"10.1109\/43.736561","article-title":"A framework for comparing models of computation","volume":"17","author":"Lee","year":"1998","journal-title":"IEEE Transactions on CAD"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB20","first-page":"2833","article-title":"Managing complexity in heterogeneous system specification, simulation, and synthesis","volume":"vol. 5","author":"Kalavade","year":"1995"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB21","unstructured":"Sundance Inc., SMT20 4 slots TIM motherboard for PCI. Available from <http:\/\/www. sundance.com\/s320.htm>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB22","unstructured":"Sundance Inc., SMT314 Video grab and display TMS320C40 TIM Available from <http:\/\/www.sundance.com\/s314.htm>"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB23","unstructured":"Mirotech Microsystem Inc., X-CIM User's Guide, 1999"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB24","first-page":"3263","article-title":"Rapid prototyping for mixed architectures","volume":"vol. 6","author":"Fresse","year":"2000"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB25","unstructured":"W. Li, V. Haese-Coat, J. Ronsin, Region Segmentation of CT Images Using Mathematical Morphology, 18th International Conference of the IEEE Engineering in Medicine & Biology Society, 31 October\u20133 November 1996, Amsterdam, Netherlands"},{"issue":"2","key":"10.1016\/S0167-8191(02)00111-4_BIB26","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/34.67644","article-title":"Decomposition of convex polygonal morphological structuring elements into neighborhoods subsets","volume":"13","author":"Xu","year":"1991","journal-title":"IEEE Trans. Pattern. Anal. Machine Intell."},{"issue":"1","key":"10.1016\/S0167-8191(02)00111-4_BIB27","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1049\/ip-sen:20010213","article-title":"Hardware compilation for software engineers: an ATM example","volume":"148","author":"Fleury","year":"2001","journal-title":"IEE Proceedings\u2013\u2013Software"},{"key":"10.1016\/S0167-8191(02)00111-4_BIB28","unstructured":"T. Stockein, J. Basig, Handel-C: an effective method for designing FPGA (and ASIC), Academic paper, University of Applied Science, Nuremberg, 2001. Available from <http:\/\/www.celoxica.com\/products\/technical_papers\/index.htm>"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001114?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001114?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,9]],"date-time":"2019-04-09T14:21:20Z","timestamp":1554819680000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819102001114"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":28,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["S0167819102001114"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(02)00111-4","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}