{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T16:24:50Z","timestamp":1648916690044},"reference-count":33,"publisher":"Elsevier BV","issue":"7-8","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1016\/s0167-8191(02)00112-6","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T19:17:34Z","timestamp":1032290254000},"page":"1155-1178","source":"Crossref","is-referenced-by-count":0,"title":["Continuous and high coverage self-testing of dynamically re-configurable systems"],"prefix":"10.1016","volume":"28","author":[{"given":"A.C.","family":"Zawada","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.L.","family":"Seed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.A.","family":"Ivey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(02)00112-6_BIB1","doi-asserted-by":"crossref","unstructured":"A.M.S. Ad\u00e1rio, E.L. Roehe, S. Bampi, Dynamically re-configurable architecture for image processor applications, in: Proceedings of the 36th Design Automation Conference, 1999","DOI":"10.1145\/309847.310012"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB2","unstructured":"D.A. Buell, J.M. Arnold, W.J. Kleinfelder, Splash 2\u2013\u2013FPGAs in a Custom Computing Machine, IEEE Computer Society Press, Los Alamitos, California, ISBN 0-8186-7413-X"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB3","unstructured":"D. Das, N.A. Touba, A low cost approach for detecting, locating and avoiding interconnect faults in FPGA-based re-configurable systems"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB4","doi-asserted-by":"crossref","unstructured":"A. DeHon, J. Wawrzynek, re-configurable Computing: what, why, and implications for design automation, in: Proceedings of the 36th Design Automation Conference, 1999","DOI":"10.1145\/309847.310009"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB5","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1007\/BF00936947","article-title":"Run-time re-configuration: a method for enhancing the functional density of SRAM-based FPGAs","volume":"12","author":"Eldredge","year":"1996","journal-title":"J. VLSI Signal Proc."},{"issue":"5","key":"10.1016\/S0167-8191(02)00112-6_BIB6","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/76.473556","article-title":"A general purpose single chip video signal processing architecture for image processing, coding and computer vision","volume":"5","author":"Goodenough","year":"1995","journal-title":"IEEE Trans. Circuits Syst. Video Proc."},{"key":"10.1016\/S0167-8191(02)00112-6_BIB7","doi-asserted-by":"crossref","unstructured":"P. Graham, B. Nelson, re-configurable processors for high-performance, embedded digital signal processing, Field-Programmable Logic and Applications (Proceedings FPL'99), vol. 1673 of Lecture Notes in Computer Science, Springer, 1999, pp. 1\u201310","DOI":"10.21236\/ADA451425"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB8","doi-asserted-by":"crossref","unstructured":"J.D. Hadley, B.L. Hutchings, Design methodologies for partially re-configured systems, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Los Alamitos, California, April 1995, IEEE Computer Society Press, pp. 78\u201384","DOI":"10.1109\/FPGA.1995.477412"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB9","unstructured":"S. Hauck, The future of re-configurable systems, Keynote Address, 5th Canadian Conference on Field Programmable Devices, Montreal, June 1998"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB10","unstructured":"K. Kwiat and S. Hariri, Efficient hardware fault tolerance using field-programmable gate arrays, The 2nd International Society of Science and Applied Technologies (ISSAT) International Conference on Reliability and Quality in Design, 1995"},{"issue":"1","key":"10.1016\/S0167-8191(02)00112-6_BIB11","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.655178","article-title":"Rothko: a three dimensional FPGA","volume":"15","author":"Leeser","year":"1998","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/S0167-8191(02)00112-6_BIB12","doi-asserted-by":"crossref","unstructured":"Y. Li et al., Hardware\u2013software co-design of embedded re-configurable architectures, in: Proceedings of the 37th Design Automation Conference, 2000","DOI":"10.1145\/337292.337559"},{"issue":"1","key":"10.1016\/S0167-8191(02)00112-6_BIB13","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/250243.250245","article-title":"Survey paper: recent developments in high-level synthesis","volume":"2","author":"Lin","year":"1997","journal-title":"ACM Trans. Des. Automat. Electron. Syst."},{"key":"10.1016\/S0167-8191(02)00112-6_BIB14","doi-asserted-by":"crossref","unstructured":"H. Singh, G. Lu, M.-H. Lee, MorphoSys: case study of a re-configurable computing system targeting multimedia applications, in: Proceedings of the 37th Design Automation Conference, 2000","DOI":"10.1145\/337292.337583"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB15","series-title":"Image Processing, Analysis and Machine Vision","author":"Sonka","year":"1993"},{"issue":"1","key":"10.1016\/S0167-8191(02)00112-6_BIB16","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/96.486502","article-title":"Design and evaluation of an epoxy 3-D multichip module","volume":"19","author":"Stern","year":"1996","journal-title":"IEEE Trans. Compon. Pack. Manufac. Technol. B"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB17","unstructured":"C. Val, Method for the 3D interconnection of packages of electronic components and device obtained by this method, US Patent Number 5,885,850, March 1999"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB18","unstructured":"Virtex-E Data sheet, DS022, Xilinx"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB19","doi-asserted-by":"crossref","unstructured":"M. Wazlowski et al., PRISM II: Compiler and Architecture, in: Proceedings of IEEE Workshop FPGAs for Custom Computing Machines, CS Press, Los Alamitos, CA, USA, 1993","DOI":"10.1109\/FPGA.1993.279484"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB20","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1109\/FPGA.1996.242439","article-title":"Sequencing run-time re-configured hardware with software","author":"Wirthlin","year":"1996","journal-title":"ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"},{"issue":"January","key":"10.1016\/S0167-8191(02)00112-6_BIB21","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/54.655180","article-title":"Applying an XC6200 to real time image processing","author":"Woods","year":"1998","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/S0167-8191(02)00112-6_BIB22","unstructured":"Xilinx Inc., Xilinx, XC6000 series FPGA advanced product information, January 1997, Xilinx Inc. 2100 Logic Drive, San Jose, CA 95124, USA"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB23","unstructured":"Altera, http:\/\/www.altera.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB24","unstructured":"Atmel, http:\/\/www.atmel.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB25","unstructured":"Bell Labs, http:\/\/www.bell-labs.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB26","unstructured":"Celoxica, http:\/\/www.celoxica.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB27","unstructured":"QNX, http:\/\/www.qnx.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB28","unstructured":"Solaris from Sun Microsystems Inc., http:\/\/www.sun.com\/solaris"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB29","unstructured":"Synopsys, Inc., http:\/\/www.synopsys.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB30","unstructured":"SystemC from Open System C initiative; http:\/\/www.systemc.org"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB31","unstructured":"Texas Instruments, http:\/\/www.ti.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB32","unstructured":"Xilinx, Inc., http:\/\/www.xilinx.com"},{"key":"10.1016\/S0167-8191(02)00112-6_BIB33","unstructured":"Xputer from Kaiserslautern University, Germany. http:\/\/xputers.informatik.uni-kl.de"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001126?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001126?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,7]],"date-time":"2020-03-07T16:46:24Z","timestamp":1583599584000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819102001126"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":33,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["S0167819102001126"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(02)00112-6","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}