{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:01:23Z","timestamp":1742400083377},"reference-count":31,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0167-8191(02)00164-3","type":"journal-article","created":{"date-parts":[[2003,1,17]],"date-time":"2003-01-17T14:52:57Z","timestamp":1042815177000},"page":"95-109","source":"Crossref","is-referenced-by-count":1,"title":["Degree of scalability: scalable reconfigurable mesh algorithms for multiple addition and matrix\u2013vector multiplication"],"prefix":"10.1016","volume":"29","author":[{"given":"Ramachandran","family":"Vaidyanathan","sequence":"first","affiliation":[]},{"given":"Jerry L","family":"Trahan","sequence":"additional","affiliation":[]},{"given":"Chun-ming","family":"Lu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/S0167-8191(02)00164-3_BIB1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1006\/jpdc.1995.1122","article-title":"Efficient self simulation algorithms for reconfigurable arrays","volume":"30","author":"Ben-Asher","year":"1995","journal-title":"J. Parallel Distr. Comput."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB2","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1016\/0743-7315(91)90084-M","article-title":"The power of reconfiguration","volume":"13","author":"Ben-Asher","year":"1991","journal-title":"J. Parallel Distr. Comput."},{"issue":"9","key":"10.1016\/S0167-8191(02)00164-3_BIB3","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/71.722220","article-title":"Scaling simulation of the fusing-restricted reconfigurable mesh","volume":"9","author":"Fern\u00e1ndez-Zepeda","year":"1998","journal-title":"IEEE Trans. Parallel Distr. Syst."},{"issue":"4","key":"10.1016\/S0167-8191(02)00164-3_BIB4","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1006\/jpdc.2001.1810","article-title":"Using bus linearization to scale the reconfigurable mesh","volume":"62","author":"Fern\u00e1ndez-Zepeda","year":"2002","journal-title":"J. Parallel Distr. Comput."},{"issue":"1","key":"10.1016\/S0167-8191(02)00164-3_BIB5","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1006\/jpdc.1995.1027","article-title":"An optimal sorting algorithm on reconfigurable mesh","volume":"25","author":"Jang","year":"1995","journal-title":"J. Parallel Distr. Comput."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB6","unstructured":"J. Jang, H. Park, V. Prasanna, A bit model of reconfigurable mesh, in: Proc. 1st Workshop on Reconfigurable Architectures, 1994"},{"issue":"2","key":"10.1016\/S0167-8191(02)00164-3_BIB7","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/34.368177","article-title":"A fast algorithm for computing a histogram on reconfigurable mesh","volume":"17","author":"Jang","year":"1995","journal-title":"IEEE Trans. Pattern Anal. Machine Intell."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB8","series-title":"Computer Arithmetic Algorithms","author":"Koren","year":"1993"},{"key":"10.1016\/S0167-8191(02)00164-3_BIB9","series-title":"Handbook of Theoretical Computer Science, vol. A: Algorithms and Complexity","first-page":"835","article-title":"VLSI theory","author":"Lengauer","year":"1990"},{"key":"10.1016\/S0167-8191(02)00164-3_BIB10","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/5.92038","article-title":"Reconfigurable SIMD massively parallel computers","volume":"79","author":"Li","year":"1991","journal-title":"IEEE Proc."},{"issue":"8","key":"10.1016\/S0167-8191(02)00164-3_BIB11","doi-asserted-by":"crossref","first-page":"705","DOI":"10.1109\/71.706044","article-title":"Fast and efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system","volume":"9","author":"Li","year":"1998","journal-title":"IEEE Trans. Parallel Distr. Syst."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB12","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/71.363407","article-title":"Reconfigurable buses with shift switching: concepts and applications","volume":"6","author":"Lin","year":"1995","journal-title":"IEEE Trans. Parallel Distr. Syst."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB13","unstructured":"C.-m. Lu, Computer arithmetic algorithms for the reconfigurable mesh, M.S. thesis, Department of Electrical and Computer Engineering, Louisiana State University, 1995"},{"issue":"5","key":"10.1016\/S0167-8191(02)00164-3_BIB14","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/71.224213","article-title":"Polymorphic processor arrays","volume":"4","author":"Maresca","year":"1993","journal-title":"IEEE Trans. Parallel Distr. Syst."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB15","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1016\/0165-6074(89)90098-7","article-title":"Floating point acceleration in massively parallel architectures","volume":"27","author":"Maresca","year":"1989","journal-title":"Microproc. Microprogram."},{"issue":"6","key":"10.1016\/S0167-8191(02)00164-3_BIB16","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/12.277290","article-title":"Parallel computing on reconfigurable meshes","volume":"42","author":"Miller","year":"1993","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB17","doi-asserted-by":"crossref","first-page":"1447","DOI":"10.1016\/S0167-8191(00)00060-0","article-title":"Adaptive AT2 optimal algorithms on reconfigurable meshes","volume":"26","author":"Murshed","year":"2000","journal-title":"Parallel Comput."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB18","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1142\/S0129626495000102","article-title":"A bibliography of published papers on dynamically reconfigurable architectures","volume":"5","author":"Nakano","year":"1995","journal-title":"Parallel Process. Lett."},{"issue":"9","key":"10.1016\/S0167-8191(02)00164-3_BIB19","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1109\/71.615443","article-title":"An optimal algorithm for the angle-restricted all nearest neighbor problem on the reconfigurable mesh","volume":"8","author":"Nakano","year":"1997","journal-title":"IEEE Trans. Parallel Distr. Syst."},{"issue":"1\u20132","key":"10.1016\/S0167-8191(02)00164-3_BIB20","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1016\/S0304-3975(97)00007-8","article-title":"Integer summing algorithms on reconfigurable meshes","volume":"197","author":"Nakano","year":"1998","journal-title":"Theor. Comput. Sci."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB21","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1016\/0020-0190(93)90233-Y","article-title":"An O(1) time optimal algorithm for multiplying matrices on reconfigurable mesh","volume":"47","author":"Park","year":"1993","journal-title":"Informat. Process. Lett."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB22","first-page":"223","article-title":"Matrix operations using arrays with reconfigurable optical buses","volume":"8","author":"Pavel","year":"1996","journal-title":"Par. Algs. Appl."},{"issue":"11","key":"10.1016\/S0167-8191(02)00164-3_BIB23","doi-asserted-by":"crossref","first-page":"1123","DOI":"10.1109\/71.642947","article-title":"Sorting, selection, routing on the array with reconfigurable optical buses","volume":"8","author":"Rajasekaran","year":"1997","journal-title":"IEEE Trans. Parallel Distr. Syst."},{"key":"10.1016\/S0167-8191(02)00164-3_BIB24","series-title":"Comput. Syst. Educat.","first-page":"386","article-title":"Computing on reconfigurable bus architectures","author":"Sahni","year":"1994"},{"issue":"2","key":"10.1016\/S0167-8191(02)00164-3_BIB25","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/0020-0190(93)90203-L","article-title":"Parallel algorithms for addition and multiplication on processor arrays with reconfigurable bus systems","volume":"46","author":"Thangavel","year":"1993","journal-title":"Informat. Process. Lett."},{"issue":"9","key":"10.1016\/S0167-8191(02)00164-3_BIB26","doi-asserted-by":"crossref","first-page":"1125","DOI":"10.1006\/jpdc.2000.1643","article-title":"Optimally scaling permutation routing on reconfigurable linear arrays with optical buses","volume":"60","author":"Trahan","year":"2000","journal-title":"J. Parallel Distr. Comput."},{"issue":"1","key":"10.1016\/S0167-8191(02)00164-3_BIB27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1006\/jpdc.1997.1385","article-title":"Constant time graph algorithms on the reconfigurable multiple bus machine","volume":"46","author":"Trahan","year":"1997","journal-title":"J. Parallel Distr. Comput."},{"issue":"1","key":"10.1016\/S0167-8191(02)00164-3_BIB28","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1006\/jpdc.1996.0047","article-title":"On the power of segmenting and fusing buses","volume":"34","author":"Trahan","year":"1996","journal-title":"J. Parallel Distr. Comput."},{"issue":"5","key":"10.1016\/S0167-8191(02)00164-3_BIB29","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1016\/S0031-3203(96)00119-7","article-title":"Parallel hierarchical clustering algorithms on processor arrays with a reconfigurable bus system","volume":"30","author":"Tsai","year":"1997","journal-title":"Pattern Recog."},{"issue":"5","key":"10.1016\/S0167-8191(02)00164-3_BIB30","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1016\/0020-0190(93)90138-Y","article-title":"Optimal simulation of multidimensional reconfigurable meshes by two-dimensional reconfigurable meshes","volume":"47","author":"Vaidyanathan","year":"1993","journal-title":"Informat. Process. Lett."},{"issue":"4","key":"10.1016\/S0167-8191(02)00164-3_BIB31","doi-asserted-by":"crossref","first-page":"500","DOI":"10.1109\/71.80177","article-title":"Constant time algorithms for the transitive closure and some related graph problems on processor arrays with reconfigurable bus systems","volume":"1","author":"Wang","year":"1990","journal-title":"IEEE Trans. Parallel Distr. Syst."}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001643?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819102001643?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,2]],"date-time":"2019-04-02T01:54:26Z","timestamp":1554170066000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819102001643"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0167819102001643"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(02)00164-3","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[2003,1]]}}}