{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T23:08:36Z","timestamp":1648595316017},"reference-count":15,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1991,4,1]],"date-time":"1991-04-01T00:00:00Z","timestamp":670464000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1991,4]]},"DOI":"10.1016\/s0167-8191(05)80020-1","type":"journal-article","created":{"date-parts":[[2005,7,14]],"date-time":"2005-07-14T10:59:21Z","timestamp":1121338761000},"page":"85-93","source":"Crossref","is-referenced-by-count":1,"title":["A systolic array with applications to image processing and wire-routing in VLSI circuits"],"prefix":"10.1016","volume":"17","author":[{"given":"A.","family":"Torralba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(05)80020-1_bib1","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MC.1983.1654161","article-title":"Computer architectures for image processing","volume":"16","author":"Hwang","year":"1983","journal-title":"Computer"},{"key":"10.1016\/S0167-8191(05)80020-1_bib2","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1984.5005647","article-title":"A survey of hardware accelerators used in computer-aided design","volume":"1","author":"Blank","year":"1984","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/S0167-8191(05)80020-1_bib3","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/MC.1987.1663616","article-title":"Systolic arrays \u2014 from concept to implementation","volume":"20","author":"Fortes","year":"1987","journal-title":"Computer"},{"key":"10.1016\/S0167-8191(05)80020-1_bib4","series-title":"Proc. 7th. Ann. Internat. Symp. on Computer Architecture","first-page":"271","article-title":"The Cytocomputer: A practical pipelined image processor","author":"Longheed","year":"1980"},{"key":"10.1016\/S0167-8191(05)80020-1_bib5","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/TCAD.1984.1270085","article-title":"A class of celular architectures to support physical design automation","volume":"3","author":"Rutenbar","year":"1984","journal-title":"IEEE Trans. on Comput. Aided Design"},{"key":"10.1016\/S0167-8191(05)80020-1_bib6","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/43.3173","article-title":"Systolic routing hardware: performance evaluation and optimization","volume":"7","author":"Rutenbar","year":"1988","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"10.1016\/S0167-8191(05)80020-1_bib7","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1016\/0167-8191(90)90136-W","article-title":"A programable systolic device for image processing based on mathematical morphology","volume":"13","author":"Lenders","year":"1990","journal-title":"Parallel Comput."},{"key":"10.1016\/S0167-8191(05)80020-1_bib8","series-title":"Random Sets and Integral Geometry","author":"Matheron","year":"1975"},{"key":"10.1016\/S0167-8191(05)80020-1_bib9","series-title":"Image Analysis and Mathematical Morphology","author":"Serra","year":"1982"},{"key":"10.1016\/S0167-8191(05)80020-1_bib10","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1016\/0734-189X(86)90004-6","article-title":"Grayscale morphology","volume":"35","author":"Stenberg","year":"1986","journal-title":"Comput. Vision Graph. Image Process."},{"key":"10.1016\/S0167-8191(05)80020-1_bib11","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/TEC.1961.5219222","article-title":"An algorithm for path connection and its applications","volume":"10","author":"Lee","year":"1961","journal-title":"IRE Trans. Electronic Comput."},{"key":"10.1016\/S0167-8191(05)80020-1_bib12","series-title":"Advances in CAD for VLSI 4","article-title":"Maze-running and line-search algorithms","author":"Ohtsuki","year":"1986"},{"key":"10.1016\/S0167-8191(05)80020-1_bib13","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/TCAD.1986.1270218","article-title":"A hardware maze-router with application to interactive rip-up and reroute","volume":"5","author":"Suzuki","year":"1986","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"10.1016\/S0167-8191(05)80020-1_bib14","first-page":"924","article-title":"A detailed router based on incremental routing modifications: Mighty","volume":"6","author":"Shin","year":"1987","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"10.1016\/S0167-8191(05)80020-1_bib15","doi-asserted-by":"crossref","first-page":"1108","DOI":"10.1109\/43.39072","article-title":"SILK: a simulated evolution router","volume":"8","author":"Lin","year":"1989","journal-title":"IEEE Trans. Comput. Aided Design"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819105800201?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819105800201?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T09:22:04Z","timestamp":1548321724000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819105800201"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,4]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,4]]}},"alternative-id":["S0167819105800201"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(05)80020-1","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1991,4]]}}}