{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:23:37Z","timestamp":1733462617838,"version":"3.30.1"},"reference-count":20,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1999,9,1]],"date-time":"1999-09-01T00:00:00Z","timestamp":936144000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1999,9]]},"DOI":"10.1016\/s0167-8191(99)00038-1","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:52:00Z","timestamp":1049741520000},"page":"1081-1103","source":"Crossref","is-referenced-by-count":2,"title":["Performance evaluation of SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture"],"prefix":"10.1016","volume":"25","author":[{"given":"Junji","family":"Yamamoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takuji","family":"Komeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayuki","family":"Kamei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshihiro","family":"Hanawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(99)00038-1_BIB1","unstructured":"H. Amano, K. Gaye, A Batcher double omega network with combining, in: Proceedings of the Internatinal Conference on Parallel Processing, Aug. 1991"},{"issue":"2","key":"10.1016\/S0167-8191(99)00038-1_BIB2","doi-asserted-by":"crossref","DOI":"10.1145\/356909.356912","article-title":"Classification categories and historical development of circuit switching topologies","volume":"15","author":"Broomell","year":"1983","journal-title":"ACM Comput. Surveys"},{"issue":"2","key":"10.1016\/S0167-8191(99)00038-1_BIB3","doi-asserted-by":"crossref","DOI":"10.1002\/j.1538-7305.1953.tb01433.x","article-title":"A study of non-blocking switching networks","volume":"32","author":"Clos","year":"1953","journal-title":"Bell System Tech. J."},{"key":"10.1016\/S0167-8191(99)00038-1_BIB4","doi-asserted-by":"crossref","unstructured":"S.R. Dickey, R. Kenner, Combining switches for the NYU ultracomputer, in: Proceedings on the IEEE Frontiers to Massively Parallel Processing, Nov. 1992, pp. 521\u2013523","DOI":"10.1109\/FMPC.1992.234864"},{"issue":"3","key":"10.1016\/S0167-8191(99)00038-1_BIB5","first-page":"307","article-title":"A Batcher double omega network with combining","volume":"75-D","author":"Gaye","year":"1992","journal-title":"IECIE Trans. Inform. Systems E"},{"issue":"2","key":"10.1016\/S0167-8191(99)00038-1_BIB6","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1983.1676201","article-title":"The NYU ultracomputer \u2013 designing an MIMD shared memory parallel computer","volume":"c 32","author":"Gottlieb","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-8191(99)00038-1_BIB7","doi-asserted-by":"crossref","unstructured":"T. Hanawa, H, Amano, Y. Fujikawa, Multistage interconnection networks with multiple outlets, in: Proceedings of the International Conference on Parallel Processing, Sep. 1992, pp. I 1\u20138","DOI":"10.1109\/ICPP.1994.133"},{"issue":"9","key":"10.1016\/S0167-8191(99)00038-1_BIB8","first-page":"863","article-title":"MINC: Multistage intefconneciton network with cache control mechanism","volume":"80-D","author":"Hanawa","year":"1997","journal-title":"IEICE Trans. Inform. Systems E"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB9","unstructured":"T. Kamei, M. Sasahara, H. Amano, An LSI implementation of the SSS-MIN, in: Proceedings of Asian South Pacific Design Automation Conference, Jan. 1997, pp. 671\u2013672"},{"issue":"12","key":"10.1016\/S0167-8191(99)00038-1_BIB10","doi-asserted-by":"crossref","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and alignment of data in an array processor","volume":"c 24","author":"Lawrie","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-8191(99)00038-1_BIB11","unstructured":"T. Midorikawa, T. Kamei, T. Hanawa, H. Amano, The MINC Chip, in: Procedings of Asian South Pacific Design Automation Conference, Feb. 1998, pp. 337\u2013338"},{"issue":"10","key":"10.1016\/S0167-8191(99)00038-1_BIB12","doi-asserted-by":"crossref","first-page":"1175","DOI":"10.1109\/26.7538","article-title":"The Batcher\u2013Banyan self-routing network universality and simplification","volume":"36","author":"Narasimha","year":"1988","journal-title":"IEEE Trans. Commun."},{"key":"10.1016\/S0167-8191(99)00038-1_BIB13","unstructured":"H. Sakamoto, T. Masaki, H. Inoue, H. Amano, Configuration and evaluation of self routing switches, IN88, 8, Jan. 1988 (in Japanese)"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB14","doi-asserted-by":"crossref","unstructured":"M. Sasahara et.al., SNAIL: a multiprocessor based on the SSS-MIN architecture, in: Proceedings of the International Conference on Parallel Processing, Aug. 1994, pp. I 110\u2013117","DOI":"10.1109\/ICPP.1994.182"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB15","unstructured":"M. Sasahara, J. Terada, J. Yamato, T. Hanawa, H. Amano, SNAIL: a multiprocessor based on the SSS-MIN, IPSJ 36 (7) Jul. 1995, pp. 1640\u20131651, (in Japanese)"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB16","doi-asserted-by":"crossref","unstructured":"Jaswinder Pal Singh, Wolf-Dietrich Weber, Anoop Gupta. SPLASH: Stanford parallel applications for shared-memory, in: Computer Architecture News 20 Mar. 1992, pp. 5\u201344","DOI":"10.1145\/130823.130824"},{"year":"1992","series-title":"Neural Network Parallel Comput.","author":"Takefuji","key":"10.1016\/S0167-8191(99)00038-1_BIB17"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB18","doi-asserted-by":"crossref","unstructured":"F.A. Tobagi, T. Kwok, The Tandem Banyan switching fabric: a simple high-performance fast packet switch, in: Proceedings of the INFOCOM91, Apr. 1991","DOI":"10.1109\/INFCOM.1991.147647"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB19","unstructured":"J. Yamamoto, D. Hattori, J. Yamato, T. Tokuyoshi, Y. Yamaguchi, H. Amano, A preprocessing system of the eulash: an environment for efficient use of multiprocessors with local memory, in: Proceedings of the IASTED\/ISMM International Conference on Parallel and Distributed Computing and Systems, Oct. 1995, pp. 68\u201371"},{"key":"10.1016\/S0167-8191(99)00038-1_BIB20","doi-asserted-by":"crossref","unstructured":"H. Amano, 1992","DOI":"10.5998\/jces.1992.5"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819199000381?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819199000381?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T22:23:19Z","timestamp":1733437399000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819199000381"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,9]]},"references-count":20,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1999,9]]}},"alternative-id":["S0167819199000381"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(99)00038-1","relation":{},"ISSN":["0167-8191"],"issn-type":[{"type":"print","value":"0167-8191"}],"subject":[],"published":{"date-parts":[[1999,9]]}}}