{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T06:10:18Z","timestamp":1759126218165,"version":"3.44.0"},"reference-count":22,"publisher":"Elsevier BV","issue":"13-14","license":[{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology","doi-asserted-by":"publisher","award":["08NP0401"],"award-info":[{"award-number":["08NP0401"]}],"id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1999,12]]},"DOI":"10.1016\/s0167-8191(99)00078-2","type":"journal-article","created":{"date-parts":[[2003,4,25]],"date-time":"2003-04-25T04:06:40Z","timestamp":1051243600000},"page":"1635-1661","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":13,"title":["CP-PACS: A massively parallel processor at the University of Tsukuba"],"prefix":"10.1016","volume":"25","author":[{"given":"Kisaburo","family":"Nakazawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ikuo","family":"Nakata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiyuki","family":"Yamashita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(99)00078-2_BIB1","doi-asserted-by":"crossref","unstructured":"T. Shirakawa, T. Hoshino, Y. Oyanagi, Y. Iwasaki, T. Yoshie, K. Kanaya, S. Ichii, Y. Kawai, QCDPAX \u2013 An MIMD array of vector processors for the numerical simulation of Quantam Chromodynamics, in: Proceedings of Supercomputing'89, 1989, pp. 495\u2013504","DOI":"10.1145\/76263.76318"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB2","doi-asserted-by":"crossref","unstructured":"H. Nakamura, H. Imori, K. Nakazawa, T. Boku, I. Nakata, Y. Yamashita, H. Wada, Y. Inagami, A Scalar architecture for pseudo vector processing based on slide-windowed registers, in: Proceedings of the International Conference on Supercomputing'93, 1993, pp. 298\u2013307","DOI":"10.1145\/165939.165998"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB3","doi-asserted-by":"crossref","unstructured":"T. Boku, K. Itakura, H. Nakamura, K. Nakazawa, CP-PACS: A massively parallel processor for large scale scientific calculations, in: Proceedings of the International Conference on Supercomputing'97, 1997, pp. 108\u2013115","DOI":"10.1145\/263580.263608"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB4","unstructured":"Hewlett-Packard Company, PA-RISC 1.1 Architecture and Instruction Set Reference Manual, third ed., Manual Part Number 09740-90039, 1994"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB5","doi-asserted-by":"crossref","unstructured":"M.L. Simmons, H.J. Wasserman, Performance evaluation of the IBM RISC System\/6000: comparison of an optimized scalar processor with two vector processors, in: Proceedings of Supercomputing'90, 1990, pp. 132\u2013141","DOI":"10.1109\/SUPERC.1990.130012"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB6","doi-asserted-by":"crossref","unstructured":"A.C. Klaiber, H.M. Levy, An architecture for software-controlled data prefetching, in: Proceedings of the 18th International Symposium on Computer Architecture, 1991, pp. 43\u201353","DOI":"10.1145\/115952.115958"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB7","doi-asserted-by":"crossref","unstructured":"T. Chen, J.L. Baer, A performance study of software and hardware data prefetching scheme, in: Proceedings of the 21th International Symposium on Computer Architecture, 1994, pp. 223\u2013232","DOI":"10.1145\/192007.192030"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB8","doi-asserted-by":"crossref","unstructured":"H. Nakamura, K. Nakazawa, H. Li, H. Imori, T. Boku, I. Nakata, Y. Yamashita, Evaluation of pseudo vector processor based on slide-windowed registers, in: Proceedings of HICSS-27, 1994, pp. 368\u2013377","DOI":"10.1109\/HICSS.1994.323156"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB9","doi-asserted-by":"crossref","unstructured":"K. Shimamura, S. Tanaka, T. Shimomura, T. Hotta, E. Kamada, H. Sawamoto, T. Shimizu, K. Nakazawa, A superscalar RISC processor with pseudo vector processing feature, in: Proceedings of IEEE ICCD'95, 1995, pp. 102\u2013109","DOI":"10.1109\/ICCD.1995.528797"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB10","unstructured":"K. Itakura, M. Hattori, T. Boku, H. Nakamura, K. Nakazawa, Preliminary evaluation of NAS parallel benchmarks on CP-PACS, in: Proceedings of PERMEAN'95, August 1995, pp. 68\u201377"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB11","unstructured":"J.J. Dongarra, Performance of various computers using standard linear equations software, Technical Report CS-89-85, University of Tennessee, 1996"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB12","unstructured":"T. Haraikawa, M. Soeno, Y. Yamashita, I. Nakata, Register allocation frameworks for slide-window architecture, Journal of IPSJ 39(9) (1998) 2684\u20132694 (in Japanese)"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB13","doi-asserted-by":"crossref","unstructured":"L.J. Hendren, G.R. Gao, E.R. Altman, C. Mukerji, A register allocation frameworks based on hierarchical cyclic interval graphs, LNCS641, Springer, Berlin, 1992, pp. 176\u2013191","DOI":"10.1007\/3-540-55984-1_17"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB14","doi-asserted-by":"crossref","unstructured":"M.S. Lam, Software-Pipelining: An effective scheduling techniques for VLIW machines, in: Proceedings of ACM SIGPLAN'88 Conference on Programming Language Design and Implementation, 1988, pp. 318\u2013327","DOI":"10.1145\/53990.54022"},{"year":"1989","series-title":"A Systolic Array Optimizing Compiler","author":"Lam","key":"10.1016\/S0167-8191(99)00078-2_BIB15"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB16","doi-asserted-by":"crossref","unstructured":"B.R. Rau, C.D. Glaeser, Some scheduling techniques and easily schedulable horizontal architecture for high performance scientific computing, in: Proceedings of the 14th Annual Workshop on Microprogramming, 1981, pp. 183\u2013198","DOI":"10.1145\/1014192.802449"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB17","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF01205181","article-title":"Instruction-level parallel processing: History, overview and perspective","volume":"7","author":"Rau","year":"1993","journal-title":"J. Supercomputing"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB18","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/BF01205184","article-title":"Compiling for the Cydra 5","volume":"7","author":"Rau","year":"1993","journal-title":"J. Supercomputing"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB19","doi-asserted-by":"crossref","unstructured":"N.J. Warter, G.E. Haab, J.W. Bockhaus, Enhanced modulo scheduling for loops with conditional branches, in: Proceedings of the IEEE Micro-25, 1992, pp. 170\u2013179","DOI":"10.1109\/MICRO.1992.697013"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB20","unstructured":"Y. Yamashita, I. Nakata, Optimal software pipelining for loops with conditional branches, in: Proceedings of the JSPP'94, Information Processing Society of Japan, 1994, pp. 17\u201324 (in Japanese)"},{"issue":"2","key":"10.1016\/S0167-8191(99)00078-2_BIB21","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1147\/sj.342.0263","article-title":"High-performance parallel implementations of the NAS kernel benchmarks on the IBM SP2","volume":"34","author":"Agarwal","year":"1995","journal-title":"IBM Systems Journal"},{"key":"10.1016\/S0167-8191(99)00078-2_BIB22","unstructured":"http:\/\/www.top500.org\/lists\/1996\/top500_9611.ps"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819199000782?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819199000782?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T05:29:08Z","timestamp":1759123748000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819199000782"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,12]]},"references-count":22,"journal-issue":{"issue":"13-14","published-print":{"date-parts":[[1999,12]]}},"alternative-id":["S0167819199000782"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(99)00078-2","relation":{},"ISSN":["0167-8191"],"issn-type":[{"type":"print","value":"0167-8191"}],"subject":[],"published":{"date-parts":[[1999,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"CP-PACS: A massively parallel processor at the University of Tsukuba","name":"articletitle","label":"Article Title"},{"value":"Parallel Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-8191(99)00078-2","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1999 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}