{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,15]],"date-time":"2023-04-15T02:40:23Z","timestamp":1681526423317},"reference-count":72,"publisher":"Elsevier BV","issue":"13-14","license":[{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1999,12]]},"DOI":"10.1016\/s0167-8191(99)00084-8","type":"journal-article","created":{"date-parts":[[2003,4,25]],"date-time":"2003-04-25T08:06:40Z","timestamp":1051258000000},"page":"1545-1567","source":"Crossref","is-referenced-by-count":5,"title":["Development of supercomputers in Japan: Hardware and software"],"prefix":"10.1016","volume":"25","author":[{"given":"Yoshio","family":"Oyanagi","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-8191(99)00084-8_BIB1","doi-asserted-by":"crossref","unstructured":"J.P. Riganati, P.B. Schneck, Supercomputing, IEEE Computer, October 1984, pp. 97\u2013113","DOI":"10.1109\/MC.1984.1658962"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB2","doi-asserted-by":"crossref","unstructured":"O. Lubeck, J. Moore, R. Mendez, A benchmark comparison of three supercomputers: Fujitsu VP-200, Hitachi S810\/20, and Cray X-MP\/2, IEEE Computer, December 1985, pp. 10\u201324","DOI":"10.1109\/MC.1985.1662769"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB3","unstructured":"C.S. Ledbetter, A historical perspective of scientific computing in Japan and the United States, Supercomputing Review, November 1990, 31\u201337, December 1990, pp. 48\u201358"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB4","doi-asserted-by":"crossref","unstructured":"S. Jarp, A review of Japan and Japanese high-end computers, CERN Technical Report CN\/91\/01, 1991","DOI":"10.1007\/978-3-642-76742-5_2"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB5","series-title":"High Performance Computing Research and Practice in Japan","first-page":"3","article-title":"Japanese supercomputers: an overview","author":"Mendez","year":"1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB6","doi-asserted-by":"crossref","unstructured":"N.P. Smith, Computing in Japan: from cocoon to competition, IEEE Computer, March 1997, pp. 26\u201333","DOI":"10.1109\/2.573649"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB7","unstructured":"K. Uchida, Y. Seta, Y. Tanakura, The FACOM 230-75 array processor system, in: Proceedings of the Third USA\u2013Japan Computer Conference 1978, pp. 369\u2013373"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB8","unstructured":"Y. Umetani, S. Kawabe, H. Horikoshi, T. Odaka, An analysis on applicability of the vector operation to scientific programs and the determination of an effective instruction repertoire, in: Proceedings of the Third USA\u2013Japan Computer Conference, 1978, pp. 331\u2013335"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB9","unstructured":"S. Nagashima, Y. Inagami, T. Odaka, S. Kawabe, Design consideration for a high-speed vector processor: the Hitachi S-810, in: Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers ICCD'84, 1984, pp. 238\u2013242"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB10","unstructured":"T. Odaka, S. Nagashima, S. Kawabe, Hitachi Supercomputer S-810 array processor system, in: S. Fernbach (Ed.), Supercomputers Class VI Systems, Hardware and Software, North-Holland, Amsterdam, 1986, pp. 113\u2013136"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB11","unstructured":"H. Horikoshi, S. Nagashima, K. Furumaya, Supercomputer: Hitachi S-810, JARECT, vol. 18, in: T. Kitagawa (Ed.), Computer Science and Technologies, OHMSHA, LTD. and North-Holland, Amsterdam, 1988, pp. 57\u201369"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB12","unstructured":"K. Miura, K. Uchida, FACOM vector processor VP-100\/VP-200, in: J.S. Kowalik (Ed.), High Speed Computation, 1984, pp. 127\u2013138"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB13","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1016\/0010-4655(85)90131-6","article-title":"High speed vector processors in Japan","volume":"37","author":"Uchida","year":"1985","journal-title":"Computer Physics Communications"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB14","unstructured":"K. Miura, Fujitsu's Supercomputer, FACOM vector processor system, in: S. Fernbach (Ed.), Supercomputers, Class VI Systems, Hardware and Software, North-Holland, Amsterdam, 1986, pp. 137\u2013151"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB15","unstructured":"K. Miura, Supercomputing in Japan, in: H.-J. Kugler (Ed.), Information Processing 86, pp. 557\u2013564"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB16","unstructured":"T. Watanabe, H. Katayama, A. Iwaya, Introduction of NEC supercomputer SX system, in: S. Fernbach (Ed.), Supercomputers, Class VI Systems, Hardware and Software, North-Holland, Amsterdam, 1986, pp. 153\u2013167"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB17","doi-asserted-by":"crossref","unstructured":"T. Watanabe, Design concept for highspeed vector and scalar processing: architecture of the NEC supercomputer SX system, Computer Design 1986, 1986, pp. 38\u201341","DOI":"10.1007\/978-3-642-82908-6_14"},{"issue":"1\/2","key":"10.1016\/S0167-8191(99)00084-8_BIB18","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1016\/0167-8191(87)90021-4","article-title":"Architecture and performance of NEC supercomputer SX system","volume":"5","author":"Watanabe","year":"1987","journal-title":"Parallel Computing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB19","series-title":"High Performance Computing Research and Practice in Japan","first-page":"55","article-title":"Japanese supercomputers in thermal perspective","author":"Nakayama","year":"1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB20","doi-asserted-by":"crossref","unstructured":"T. Odaka, S. Kawabe, H. Wada, Development of Hitachi supercomputer S-820 system, in: Proceedings of the Third International Conference on Supercomputing, Boston, 1988, pp. 71\u201377","DOI":"10.1007\/978-1-4613-9600-0_10"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB21","doi-asserted-by":"crossref","unstructured":"H. Wada, K. Ishii, M. Fukagawa, H. Murayama, S. Kawabe, high-speed processing schemes for summation type and iteration type vector instruction on Hitachi supercomputer S-820 system, in: Proceedings of the ACM International Conference on Supercomputing, Saint-Malo, 1988, pp. 197\u2013206","DOI":"10.1145\/55364.55384"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB22","doi-asserted-by":"crossref","unstructured":"H. Wada, K. Ishii, S. Yazawa, S. Kawabe, High-speed vector instruction execution schemes of Hitachi supercomputer S-820 system, in: Proceedings of the International Conference on Parallel Processing, 1988, pp. 291\u2013298","DOI":"10.1145\/318789.318827"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB23","doi-asserted-by":"crossref","unstructured":"H. Wada, S. Kawabe, T. Odaka, Hitachi supercomputer S-820 overview, in: Proceeding of Supercomputing Europe '89, vol. 1, 1989, pp. 139\u2013147","DOI":"10.1007\/978-1-4613-9600-0_10"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB24","doi-asserted-by":"crossref","unstructured":"H. Wada, T. Isobe, M. Furukawa, S. Kawabe, High-speed storage control schemes of Hitachi supercomputer S-820 System, in: ACM International Conference on Supercomputing, Crete, Greece, 1989, pp. 341\u2013350","DOI":"10.1145\/318789.318827"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB25","series-title":"High Performance Computing Research and Practice in Japan","first-page":"35","article-title":"Hitachi S-820 supercomputer system","author":"Kawabe","year":"1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB26","series-title":"Supercomputers and Their Performance in Computational Fluid Dynamics","first-page":"43","article-title":"Hitachi S-820 supercomputer system","author":"Kawabe","year":"1993"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB27","doi-asserted-by":"crossref","unstructured":"N. Uchida, M. Hirai, M. Yoshida, K. Hotta, Fujitsu VP2000 series, COMPCON Spring 90, 1990, pp. 4\u201311","DOI":"10.1109\/CMPCON.1990.63645"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB28","doi-asserted-by":"crossref","unstructured":"K. Miura, H. Nagakura, H. Tamura, VP2000 Series dual scalar and quadruple scalar models supercomputer systems, A new concept in vector processing, COMPCON Spring '91, 1991, pp. 294\u2013302","DOI":"10.1109\/CMPCON.1991.128821"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB29","series-title":"High Performance Computing Research and Practice in Japan","first-page":"7","article-title":"Fujitsu VP2000 series","author":"Takahashi","year":"1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB30","doi-asserted-by":"crossref","unstructured":"T. Watanabe, H. Matsumoto, P.D. Tannenbaum, Hardware technology and architecture of the NEC SX-3\/SX-X supercomputer system, in: Proceedings of Supercomputing 89, 1989, pp. 842\u2013846","DOI":"10.1007\/978-3-642-75771-6_8"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB31","doi-asserted-by":"crossref","unstructured":"A. Iwaya, T. Watanabe, The parallel processing feature of the NEC SX-3 supercomputer system, International Journal of High Speed Computing 3 (3\/4) 187\u2013197","DOI":"10.1142\/S0129053391000085"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB32","doi-asserted-by":"crossref","unstructured":"T. Watanabe, The NEC SX-3 supercomputer system, COMPCON Spring 91, 1991, pp. 303\u2013308","DOI":"10.1109\/CMPCON.1991.128822"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB33","series-title":"High Performance Computing Research and Practice in Japan","first-page":"21","article-title":"The NEC SX-3 supercomputer series","author":"Watanabe","year":"1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB34","doi-asserted-by":"crossref","unstructured":"T. Watanabe, NEC SX-3 Supercomputer system, in: Kozo Fujii (Ed.), Supercomputers and their Performance in Computational Fluid Dynamics, pp. 63\u201375","DOI":"10.1007\/978-3-322-87863-2_4"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB35","doi-asserted-by":"crossref","unstructured":"K. Ishii, H. Abe, S. Kawabe, M. Hirai, An overview of the Hitachi S-3800 series supercomputer, in: Proceedings of Supercomputing '92, 1992, pp. 65\u201381","DOI":"10.1007\/978-3-642-77661-8_5"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB36","doi-asserted-by":"crossref","unstructured":"K. Kitai, T. Isobe, Y. Tanaka, Y. Tamaki, M. Fukagawa, T. Tanaka, Y. Inagami, Parallel processing architecture for the Hitachi S-3800 shared-memory vector multi-processor, in: Proceedings of International Conference on Supercomputing, 1993, pp. 288\u2013297","DOI":"10.1145\/165939.165982"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB37","doi-asserted-by":"crossref","unstructured":"T. Sakakibara, K. Kitai, T. Isobe, S. Yazawa, T. Tanaka, Y. Inagami, Y. Tamaki, Scalable parallel memory architecture with a skew scheme, in: Proceedings of International Conference on Supercomputing, 1993, pp. 157\u2013166","DOI":"10.1145\/165939.165966"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB38","doi-asserted-by":"crossref","unstructured":"K. Kitai, T. Isobe, T. Sakakibara, S. Yazawa, Y. Tamaki, T. Tanaka, K. Ishii, Distributed storage control unit for the Hitachi S-3800 multivector supercomputer, in: Proceedings of International Conference on Supercomputing, 1994, pp. 1\u201310","DOI":"10.1145\/181181.181183"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB39","unstructured":"T. Sakakibara, K. Kitai, T. Isobe, S. Yazawa, T. Tanaka, Y. Tamaki, Y. Inagami, Interprocessor memory access arbitrating scheme for TCMP type vector supercomputer, IEICE TRANS. INF. & SYST., E80-D (9)(1997) 925\u2013932"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB40","doi-asserted-by":"crossref","unstructured":"Y. Nakashima, T. Kitamura, H. Tamura, M. Takiuchi and K. Miura, Scalar Processor of the VPP500 parallel supercomputer, in: Proceedings of International Conference on Supercomputing, 1994, pp. 348\u2013356","DOI":"10.1145\/224538.224624"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB41","doi-asserted-by":"crossref","unstructured":"T. Utsumi, M. Ikeda, M. Takamura, Architecture of the VPP500 parallel supercomputer, in: Proceedings of Supercomputing '94, 1994, pp. 478\u2013487","DOI":"10.1109\/SUPERC.1994.344311"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB42","unstructured":"A. Nodomi, M. Ikeda, M. Takamura, K. Miura, Hardware performance of the VPP500 parallel supercomputer, in: J.J. Dongarra et al. (Eds.), High Performance Computing: Technology Method and Applications, 1995, pp. 103\u2013120"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB43","doi-asserted-by":"crossref","unstructured":"S.W. Hammond, R.D. Loft, P.D. Tannenbaum, Architecture and application: the performance of the NEC SX-4 on the NCAR Benchmark Suite, in: Proceedings of Supercomputing '96, 1996","DOI":"10.1145\/369028.369076"},{"issue":"4","key":"10.1016\/S0167-8191(99)00084-8_BIB44","first-page":"362","article-title":"Hardware system of the SX-series","volume":"39","author":"Kinoshita","year":"1998","journal-title":"NEC Research and Development"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB45","unstructured":"K. Miura, Vector-parallel processing and Fujitsu's approach to high performance computing, VPP 300\/VPP 700 Systems, in: Proceedings of the Fifth International School\/Symposium for Space Simulations, 1997, pp. 448\u2013450"},{"issue":"1","key":"10.1016\/S0167-8191(99)00084-8_BIB46","first-page":"6","article-title":"Hardware of VX\/VPP300\/VPP700 series of vector-parallel supercomputer systems","volume":"33","author":"Uchida","year":"1997","journal-title":"Fujitsu Sci. Tech. J."},{"issue":"1","key":"10.1016\/S0167-8191(99)00084-8_BIB47","first-page":"15","article-title":"Operating system of the VX\/VPP300\/VPP700 series of vector parallel supercomputer systems","volume":"33","author":"Koeda","year":"1997","journal-title":"Fujitsu Sci. Tech. J."},{"key":"10.1016\/S0167-8191(99)00084-8_BIB48","doi-asserted-by":"crossref","unstructured":"K. Nakazawa, H. Nakamura, H. Imori, S. Kawabe, Pseudo vector processor based on register-windowed superscalar pipeline, in: Proceedings of Supercomputing '92, 1992, pp. 642\u2013651","DOI":"10.1109\/SUPERC.1992.236638"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB49","unstructured":"K. Saito, M. Hashimoto, H. Sawamoto, R. Yamagata, T. Kumagai, E. Kamada, K. Matsubara, T. Isobe, T. Hotta, T. Nakano, T. Shimizu, K. Nakazawa, A 150 MHz superscalar RISC processor with pseudo vector processing feature, in: Proceedings Notebook for Hot Chips VII, 1995, pp. 197\u2013205"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB50","doi-asserted-by":"crossref","unstructured":"H. Fujii, Y. Yasuda, H. Akashi, Y. Inagami, M. Koga, O. Ishihara, M. Kashiyama, H. Wada, T. Sumimoto, Architecture and performance of the Hitachi SR2201 massively parallel processor system, in: Proceedings of the 11th International Parallel Processing Symposium, 1997, pp. 233\u2013241","DOI":"10.1109\/IPPS.1997.580901"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB51","doi-asserted-by":"crossref","unstructured":"Y. Yasuda, H. Fujii, H. Akashi, Y. Inagami, T. Tanaka, J. Nakagoshi, H. Wada, T. Sumimoto, Deadlock-free fault-tolerant routing in the multi-dimensional crossbar network and its implementation for the Hitachi SR2201, in: Proceedings of the 11th International Parallel Processing Symposium, 1997, pp. 346\u2013352","DOI":"10.1109\/IPPS.1997.580925"},{"issue":"1","key":"10.1016\/S0167-8191(99)00084-8_BIB52","first-page":"1","article-title":"On techniques in vectorizing compilers and optimizing program transformations for supercomputers","volume":"11","author":"Shimasaki","year":"1987","journal-title":"J. Information Processing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB53","series-title":"High Performance Computing Research and Practice in Japan","first-page":"115","article-title":"A comparison study of automatically vectorizing fortran compilers","author":"Nobayashi","year":"1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB54","unstructured":"R. Takanuki, I. Nakata, Y. Umetani, Some compiling algorithms for array processor, in: Proceedings of the Third USA\u2013Japan Computer Conference, 1978, pp. 273\u2013279"},{"issue":"3","key":"10.1016\/S0167-8191(99)00084-8_BIB55","first-page":"170","article-title":"A vectorization algorithm for control statements","volume":"7","author":"Umetani","year":"1984","journal-title":"J. Information Processing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB56","unstructured":"M. Yasumura, Y. Tanaka, Y. Kanada, A. Aoyama, Compiling algorithms and techniques for the S-810 vector processor, in: Proceedings of the International Conference of Parallel Processing '84, 1984, pp. 285\u2013290"},{"issue":"1","key":"10.1016\/S0167-8191(99)00084-8_BIB57","first-page":"22","article-title":"Advanced vectorization techniques for supercomputers","volume":"11","author":"Gotou","year":"1987","journal-title":"J. Information Processing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB58","doi-asserted-by":"crossref","unstructured":"Yoshikazu Tanaka, Kyoko Iwasawa, Shizuo Gotou, Yukio Umetani, Compiling techniques for first-order linear recurrences on a vector computer, in: Proceedings of the Supercomputing '88, 1988, pp. 174\u2013181","DOI":"10.1109\/SUPERC.1988.44651"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB59","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1007\/BF00162343","article-title":"Compiling techniques for first-order linear recurrences on a vector computer","volume":"4","author":"Tanaka","year":"1990","journal-title":"J. Supercomputing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB60","unstructured":"C. Konno, M. Saji, N. Sagawa, Y. Umetani, Advanced implicit solution function of DEQSOL and its evaluation, in: Proceedings of the Fall Joint Computer Conference, Dallas, Texas, 1986, pp. 1026\u20131033"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB61","unstructured":"Y. Umetani, M. Tsuji, K. Iwasawa, H. Hirayama, DEQSOL: a numerical simulation language for vector\/parallel processors, in: Proceedings of IFIP WC2.5 Working Conference on Problem Solving Environments for Scientific Computing, Sophia Antipolis, 1987, pp. 147\u2013164"},{"issue":"1","key":"10.1016\/S0167-8191(99)00084-8_BIB62","first-page":"15","article-title":"Automatic code generation method of DEQSOL","volume":"11","author":"Konno","year":"1987","journal-title":"J. Information Processing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB63","unstructured":"C. Konno, M. Yamabe, M. Saji, Y. Umetani, The BF (Boundary-Fitted) coordinate transformation technique of DEQSOL (Differential EQuation SOlver Language), Parallel Processing for Scientific Computing (SIAM), 1989, pp. 322\u2013326"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB64","doi-asserted-by":"crossref","unstructured":"C. Konno, Y. Umetani, M. Igai, T. Ohta, Interactive\/Visual DEQSOL: interactive creation, debugging, diagnosis and visualization of numerical simulation, in: Mathematics and Computers in Simulation 31, North-Holland, Amsterdam, 1989, pp. 353\u2013369","DOI":"10.1016\/0378-4754(89)90130-4"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB65","unstructured":"Y. Umetani, C. Konno, T. Ohta, Visual PDEQSOL: a visual and interactive environment for numerical simulation, Proceedings of the IFIP TC2\/WG2.5 Working Conference on Programming Environments for High-Level Scientific Problem Solving, September 1991, Karlsruhe Germany, North-Holland, Amsterdam, 1992"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB66","first-page":"389","article-title":"Practical vectorization techniques for the \u201cFACOM VP\u201d","volume":"83","author":"Kamiya","year":"1983","journal-title":"Information Processing"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB67","unstructured":"Y. Tanakura, S. Kamiya, K.-I. Hotta, Vector Fortran: compilers and optimizers, in: Raul Mendez (Ed.), High Performance Computing, Research and Practice in Japan, 1992, pp. 75\u201395"},{"issue":"1","key":"10.1016\/S0167-8191(99)00084-8_BIB68","first-page":"39","article-title":"Parallel language processing system for high-performance computing","volume":"33","author":"Yamanaka","year":"1997","journal-title":"Fujitsu Sci. Tech. J."},{"key":"10.1016\/S0167-8191(99)00084-8_BIB69","unstructured":"H. Katayama, M. Tsukugoshi, FORTRAN and tuning utilities aiming at ease of use of a supercomputer, Fall Joint Computer Conference, 1986, pp. 1034\u20131039"},{"key":"10.1016\/S0167-8191(99)00084-8_BIB70","unstructured":"M. Tsukakoshi, H. Katayama, K. Abe, K. Yamamoto, The supercomputer SX system: fortran77\/SX and support tools, in: Lana, Steven Kartashev (Eds.), in: Proceedings of the Second International Conference on Supercomputing, vol.1, 1987, pp. 72\u201379"},{"issue":"4","key":"10.1016\/S0167-8191(99)00084-8_BIB71","first-page":"408","article-title":"Efficient message passing interface implementations for nec parallel computers","volume":"39","author":"Hempel","year":"1998","journal-title":"NEC Research and Development"},{"issue":"4","key":"10.1016\/S0167-8191(99)00084-8_BIB72","first-page":"414","article-title":"parallelization in an HPF language processor","volume":"39","author":"Hayashi","year":"1998","journal-title":"NEC Research and Development"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819199000848?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167819199000848?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2023,4,15]],"date-time":"2023-04-15T02:04:38Z","timestamp":1681524278000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167819199000848"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,12]]},"references-count":72,"journal-issue":{"issue":"13-14","published-print":{"date-parts":[[1999,12]]}},"alternative-id":["S0167819199000848"],"URL":"https:\/\/doi.org\/10.1016\/s0167-8191(99)00084-8","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1999,12]]}}}