{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T12:38:41Z","timestamp":1775219921619,"version":"3.50.1"},"reference-count":40,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2001,11,6]],"date-time":"2001-11-06T00:00:00Z","timestamp":1005004800000},"content-version":"vor","delay-in-days":431,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2000,9]]},"DOI":"10.1016\/s0167-9260(00)00005-5","type":"journal-article","created":{"date-parts":[[2003,1,30]],"date-time":"2003-01-30T15:45:15Z","timestamp":1043941515000},"page":"131-165","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":32,"title":["Delay and noise estimation of CMOS logic gates driving coupled resistive\u2013capacitive interconnections"],"prefix":"10.1016","volume":"29","author":[{"given":"Kevin T.","family":"Tang","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"10","key":"10.1016\/S0167-9260(00)00005-5_BIB1","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/PGEC.1963.263629","article-title":"The effects of interconnections on high-speed logic circuits","volume":"EC-12","author":"Jarvis","year":"1963","journal-title":"IEEE Trans. Electron. Comput."},{"issue":"6","key":"10.1016\/S0167-9260(00)00005-5_BIB2","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1109\/PGEC.1967.264721","article-title":"Crosstalk (noise) in digital systems","volume":"EC-16","author":"Catt","year":"1967","journal-title":"IEEE Trans. Electron. Comput."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB3","series-title":"Theory of CMOS Digital Circuits and Circuit Failures","author":"Shoji","year":"1992"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB4","doi-asserted-by":"crossref","unstructured":"D. Cho, Y.S. Eo, M. Seung, N. Kim, Interconnect capacitance, crosstalk, and signal delay for 0.35\u03bcm CMOS technology, Proceedings of the IEEE International Electron Devices Meeting, December 1996, pp. 619\u2013622.","DOI":"10.1109\/IEDM.1996.554059"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB5","doi-asserted-by":"crossref","unstructured":"T. Stohr, H. Alt, A. Hetzel, J. Koehl, Analysis, reduction and avoidance of crosstalk on VLSI chips, Proceedings of the ACM\/IEEE International Symposium on Physical Design, April 1998, pp. 211\u2013218.","DOI":"10.1145\/274535.274566"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB6","series-title":"Circuits, Interconnections, and Packaging for VLSI","author":"Bakoglu","year":"1990"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB7","unstructured":"Semiconductor Industry Association, The National Technology Roadmap for Semiconductor, 1994."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB8","unstructured":"Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, 1997."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB9","series-title":"VLSI Technology","author":"Sze","year":"1988"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB10","series-title":"ULSI Technology","author":"Chang","year":"1996"},{"issue":"2","key":"10.1016\/S0167-9260(00)00005-5_BIB11","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/T-ED.1983.21093","article-title":"Simple formulas for two- and three-dimensional capacitances","volume":"ED-30","author":"Sakurai","year":"1983","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB12","doi-asserted-by":"crossref","unstructured":"J.-H. Chern et al., Multilevel metal capacitance models for CAD design synthesis systems, IEEE Electron Devices Lett. 13(1) January 1992, pp. 32\u201334.","DOI":"10.1109\/55.144942"},{"issue":"4","key":"10.1016\/S0167-9260(00)00005-5_BIB13","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1016\/0026-2692(95)98934-J","article-title":"A methodology for estimating interconnect capacitance for signal propagation delay in VLSIs","volume":"26","author":"Gilligan","year":"1995","journal-title":"Microelectron. J."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB14","unstructured":"M. Lee, A fringing and coupling interconnect line capacitance model for VLSI on-chip wiring delay and crosstalk, Proceedings of the IEEE International Symposium on Circuits and Systems, May 1996, pp. 233\u2013236."},{"issue":"5","key":"10.1016\/S0167-9260(00)00005-5_BIB15","doi-asserted-by":"crossref","first-page":"996","DOI":"10.1049\/el:19960689","article-title":"Inductance and capacitance formulas for VLSI interconnects","volume":"32","author":"Delorme","year":"1996","journal-title":"IEE Electron. Lett."},{"issue":"6","key":"10.1016\/S0167-9260(00)00005-5_BIB16","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1016\/S0038-1101(98)00088-4","article-title":"Interconnect capacitance models for VLSI circuits","volume":"42","author":"Wong","year":"1988","journal-title":"Solid-State Electron."},{"issue":"2","key":"10.1016\/S0167-9260(00)00005-5_BIB17","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1109\/43.3160","article-title":"Line-to-ground capacitance calculation for VLSI: a comparison","volume":"CAD-17","author":"Barke","year":"1998","journal-title":"IEEE Trans. Comput.-Aided Design Integrated Circuits Systems"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB18","unstructured":"L. Gal, On-chip crosstalk-the new signal integrity challenge, Proceedings of the IEEE Custom Integrated Circuit Conference, May 1995, pp. 12.1.1\u201312.1.4."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB19","unstructured":"H. Johnson, Planning for signal integrity, Electron. Design (1997) 135\u2013136."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB20","unstructured":"H.R. Shah, Signal integrity: tools issue, or methodology issue, Comput. Design 6 (1997) 36."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB21","unstructured":"K. Lee, On-chip interconnects-gigahertz and beyond, Solid State Technol. (85\u201389) (1998)."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB22","unstructured":"R. Patton, The war on noise: new tools needed to attack the noise problem in deep-submicron design, Electron. J. (1998) 14\u201317."},{"key":"10.1016\/S0167-9260(00)00005-5_BIB23","doi-asserted-by":"crossref","unstructured":"K.T. Tang, E.G. Friedman, Noise estimation due to signal activity for capacitively coupled CMOS logic gates, Proceedings of the IEEE Great Lakes Symposium on VLSI, March 2000, pp. 171\u2013176.","DOI":"10.1145\/330855.331035"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB24","doi-asserted-by":"crossref","unstructured":"F. Dartu, L.T. Pileggi, Calculating worst-case gate delay due to dominant capacitive coupling, Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 1997, pp. 46\u201351.","DOI":"10.1145\/266021.266033"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB25","doi-asserted-by":"crossref","unstructured":"A. Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 1997, pp. 147\u2013153.","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB26","doi-asserted-by":"crossref","unstructured":"K.L. Shepard, V. Narayanan, P.C. Elmendorf, G. Zheng, GlobalHarmony: coupled noise analysis for full-chip RC interconnect networks, Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, November 1997, pp. 139\u2013146.","DOI":"10.1109\/ICCAD.1997.643396"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB27","unstructured":"J. Briaire, K.S. Krisch, Substrate injection and crosstalk in CMOS circuits, Proceedings of the IEEE Custom Integrated Circuit Conference, May 1999, pp. 23.4.1\u201323.4.4."},{"issue":"1","key":"10.1016\/S0167-9260(00)00005-5_BIB28","first-page":"100","article-title":"Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha CPU","volume":"7","author":"Bowhill","year":"1995","journal-title":"Digital Tech. J."},{"issue":"3","key":"10.1016\/S0167-9260(00)00005-5_BIB29","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/43.265680","article-title":"An approach to the analysis and detection of crosstalk faults in digital VLSI circuits","volume":"CAD-13","author":"Rubio","year":"1994","journal-title":"IEEE Trans. Comput.-Aided Design Integrated Circuits Systems"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB30","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Muddu, D. Vidhani, Noise and delay uncertainty studies for coupled RC interconnects, Proceedings of the IEEE International ASIC\/SOC Conference, September 1999, pp. 3\u20138.","DOI":"10.1109\/ASIC.1999.806462"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB31","doi-asserted-by":"crossref","unstructured":"A. Vittal, L.H. Chen, M. Marek-Sadowska, K.-P. Wang, X. Yang, Modeling crosstalk in resistive VLSI interconnections, Proceedings of the IEEE International Conference on VLSI Design, January 1999, pp. 470\u2013475.","DOI":"10.1109\/ICVD.1999.745200"},{"issue":"1","key":"10.1016\/S0167-9260(00)00005-5_BIB32","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/16.249433","article-title":"Closed-form expression for interconnection delay, coupling, and crosstalk in VLSI's","volume":"ED-40","author":"Sakurai","year":"1993","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB33","doi-asserted-by":"crossref","unstructured":"K.T. Tang, E.G. Friedman, Interconnect coupling noise in CMOS VLSI circuits, Proceedings of the ACM\/IEEE International Symposium on Physical Design, April 1999, pp. 48\u201353.","DOI":"10.1145\/299996.300020"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB34","doi-asserted-by":"crossref","unstructured":"H. Kawaguchi, T. Sakurai, Delay and noise formulas for capacitively coupled distributed RC lines, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, February 1998, pp. 35\u201343.","DOI":"10.1109\/ASPDAC.1998.669394"},{"issue":"12","key":"10.1016\/S0167-9260(00)00005-5_BIB35","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/81.269031","article-title":"Latching characteristics of a CMOS bistable register","volume":"40","author":"Friedman","year":"1993","journal-title":"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications"},{"key":"10.1016\/S0167-9260(00)00005-5_BIB36","series-title":"SPICE 3B1 User's Guide","author":"Quarles","year":"1988"},{"issue":"4","key":"10.1016\/S0167-9260(00)00005-5_BIB37","doi-asserted-by":"crossref","first-page":"887","DOI":"10.1109\/16.75219","article-title":"A simple MOSFET model for circuit analysis","volume":"ED-38","author":"Sakurai","year":"1991","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"10.1016\/S0167-9260(00)00005-5_BIB38","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/4.52187","article-title":"Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas","volume":"SC-25","author":"Sakurai","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"10.1016\/S0167-9260(00)00005-5_BIB39","doi-asserted-by":"crossref","first-page":"1410","DOI":"10.1109\/4.792617","article-title":"A physical alpha-power law MOSFET model","volume":"SC-34","author":"Bowman","year":"1999","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"10.1016\/S0167-9260(00)00005-5_BIB40","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TCAD.1987.1270271","article-title":"CMOS circuits speed and buffer optimization","volume":"CAD-6","author":"Hedenstierna","year":"1987","journal-title":"IEEE Trans. Comput.-Aided Design Integrated Circuits Systems"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926000000055?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926000000055?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:10:38Z","timestamp":1759137038000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926000000055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,9]]},"references-count":40,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2000,9]]}},"alternative-id":["S0167926000000055"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(00)00005-5","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2000,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Delay and noise estimation of CMOS logic gates driving coupled resistive\u2013capacitive interconnections","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(00)00005-5","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2000 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}