{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T08:45:15Z","timestamp":1764492315885,"version":"3.44.0"},"reference-count":12,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2000,9,1]],"date-time":"2000-09-01T00:00:00Z","timestamp":967766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2000,9]]},"DOI":"10.1016\/s0167-9260(00)00006-7","type":"journal-article","created":{"date-parts":[[2003,1,30]],"date-time":"2003-01-30T15:45:15Z","timestamp":1043941515000},"page":"167-180","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":21,"title":["A dual precision IEEE floating-point multiplier"],"prefix":"10.1016","volume":"29","author":[{"given":"Guy","family":"Even","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Silvia M.","family":"Mueller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter-Michael","family":"Seidel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(00)00006-7_BIB1","doi-asserted-by":"crossref","unstructured":"W.S. Briggs, D.W. Matula, A 17\u00d7 69 bit multiply and add unit with redundant binary feedback and single cycle latency, Proceedings 11th Symposium on Computer Arithmetic, number 11, 1993, pp. 163\u2013170.","DOI":"10.1109\/ARITH.1993.378096"},{"key":"10.1016\/S0167-9260(00)00006-7_BIB2","unstructured":"Chromatic's Mpact 2 boosts 3D, Microprocessor Rep. 10 (15) (1996) pp. 1, 66\u201310."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB3","doi-asserted-by":"crossref","unstructured":"J. Fandrianto, B.Y. Woo, VLSI floating-point processors, Proceedings Seventh Symposium on Computer Arithmetic, number 7, 1985, pp. 93\u2013100.","DOI":"10.1109\/ARITH.1985.6158947"},{"key":"10.1016\/S0167-9260(00)00006-7_BIB4","unstructured":"C. Gamez, R. Pang, Apparatus and method for rounding operands, U.S. patent 5258943, 1993."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB5","doi-asserted-by":"crossref","unstructured":"C. Hansen, MicroUnity's media processor architecture, IEEE Micro 16 (4) (1996) pp. 34\u201341.","DOI":"10.1109\/40.526923"},{"key":"10.1016\/S0167-9260(00)00006-7_BIB6","unstructured":"Hitachi SH-4 gets graphically superscalar, Microprocessor Rep. 10 (14) 1996."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB7","unstructured":"N. Quach, N. Takagi, M. Flynn, On fast IEEE rounding, Technical Report CSL-TR-91-459, Stanford University, January 1991."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB8","unstructured":"M. Saishi, T. Minemaru, Multiplication circuit having rounding function, U.S. patent 5500812, 1996."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB9","unstructured":"Samsung launches media processor, Microprocessor Rep. 10 (11) (1996) pp. 1, 6\u20139."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB10","doi-asserted-by":"crossref","unstructured":"M.R. Santoro, G. Bewick, M.A. Horowitz, Rounding algorithms for IEEE multipliers, Proceedings Ninth Symposium on Computer Arithmetic, 1989, pp. 176\u2013183.","DOI":"10.1109\/ARITH.1989.72824"},{"key":"10.1016\/S0167-9260(00)00006-7_BIB11","unstructured":"R.K. Yu, G.B. Zyner, 167 MHz radix-4 floating point multiplier, Proceedings 12th Symposium on Computer Arithmetic, 1995, pp. 149\u2013154."},{"key":"10.1016\/S0167-9260(00)00006-7_BIB12","unstructured":"G. Zyner, Circuitry for rounding in a floating point multiplier, U.S. patent 5150319, 1992."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926000000067?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926000000067?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:10:54Z","timestamp":1759137054000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926000000067"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,9]]},"references-count":12,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2000,9]]}},"alternative-id":["S0167926000000067"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(00)00006-7","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2000,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A dual precision IEEE floating-point multiplier","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(00)00006-7","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2000 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}