{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:16Z","timestamp":1759138816574,"version":"3.44.0"},"reference-count":27,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2002,5]]},"DOI":"10.1016\/s0167-9260(02)00022-6","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T13:02:53Z","timestamp":1032267773000},"page":"133-158","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["Cell selection from technology libraries for minimizing power"],"prefix":"10.1016","volume":"31","author":[{"given":"Yumin","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaobo (Sharon)","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danny Z.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/S0167-9260(02)00022-6_BIB1","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/225871.225877","article-title":"Power minimization in IC design: principles and applications","volume":"1","author":"Pedram","year":"1996","journal-title":"ACM Trans. Design Automat. of Electron. Syst."},{"key":"10.1016\/S0167-9260(02)00022-6_BIB2","doi-asserted-by":"crossref","unstructured":"K. Usami, M. Horowitz, Cluster voltage scaling technique for low power design, Proceedings of the 1995 International Symposium on Low Power Design, Dana Point, CA, pp. 3\u20138.","DOI":"10.1145\/224081.224083"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB3","unstructured":"J. Wang, S. Shieh, J. Wang, C. Yeh, Design of standard cells used in low-power ASIC's exploiting the multiple-supply-voltage scheme, Proceedings of the 11th Annual IEEE 1998 International ASIC Conference, Rochester, NY, pp. 119\u2013123."},{"key":"10.1016\/S0167-9260(02)00022-6_BIB4","doi-asserted-by":"crossref","unstructured":"Q. Wang, S. Vrudhula, An investigation of power delay trade-offs for dual Vt CMOS circuits, Proceedings of the 1999 IEEE International Conference on Computer Design, Austin, TX, pp. 556\u2013562.","DOI":"10.1109\/ICCD.1999.808595"},{"issue":"8","key":"10.1016\/S0167-9260(02)00022-6_BIB5","doi-asserted-by":"crossref","first-page":"1147","DOI":"10.1109\/43.238607","article-title":"On the circuit implementation problem","volume":"12","author":"Li","year":"1993","journal-title":"IEEE Trans. Comput.-Aided-Design"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB6","doi-asserted-by":"crossref","unstructured":"R.I. Bahar, G.D. Hachtel, E. Macii, F. Somenzi, A symbolic method to reduce power consumption of circuits contains false paths, Proceedings of the 1994 IEEE\/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 368\u2013371.","DOI":"10.1109\/ICCAD.1994.629820"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB7","doi-asserted-by":"crossref","unstructured":"D. Chen, M. Sarrafzadeh, An exact algorithm for low power library-specific gate re-sizing, Proceedings of the 1996 Design Automation Conference, Las Vegas, NV, pp. 783\u2013788.","DOI":"10.1145\/240518.240666"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB8","doi-asserted-by":"crossref","unstructured":"O. Coudert, Gate sizing: a general purpose optimization approach, Proceedings of the 1996 IEEE European Design and Test Conference, Paris, France, pp. 214\u2013218.","DOI":"10.1109\/EDTC.1996.494151"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB9","unstructured":"W. Chuang, S.S. Sapatnekar, I.N. Hajj, Delay and area optimization for discrete gate sizes under double-sided timing constraints, Proceedings of the 1993 IEEE Custom Integrated Circuits Conference, San Diego, CA, pp. 9.4.1\u20139.4.4."},{"key":"10.1016\/S0167-9260(02)00022-6_BIB10","doi-asserted-by":"crossref","unstructured":"P. Girard, C. Landrault, S. Pravossoudovitch, D. Severac, A gate resizing technique for high reduction in power consumption, Proceedings of the 1997 International Symposium on Low Power Electronics and Design, Monterey, CA, pp. 281\u2013286.","DOI":"10.1145\/263272.263352"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB11","doi-asserted-by":"crossref","unstructured":"H. Lin, T. Hwang, Power reduction by gate sizing with path-oriented slack calculation, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, Makuhari, Japan, pp. 7\u201312.","DOI":"10.1145\/224818.224827"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB12","doi-asserted-by":"crossref","unstructured":"V. Sundararajan, K. Parhi, Low power gate resizing of combinational circuits by buffer-redistribution, Proceedings of 20th Anniversary Conference on Advanced Research in VLSI, Atlanta, GA, pp. 170\u2013185.","DOI":"10.1109\/ARVLSI.1999.756047"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB13","unstructured":"C. Chen, M. Sarrafzadeh, An efficient algorithm for gate-level power-delay tradeoff using two voltages, Proceedings of the 1999 IEEE International Conference on Computer Design, Austin, TX, pp. 222\u2013227."},{"key":"10.1016\/S0167-9260(02)00022-6_BIB14","doi-asserted-by":"crossref","unstructured":"V. Sundararajan, K. Parhi, Synthesis of low power CMOS VLSI circuits using dual supply voltages, Proceedings of the 1999 Design Automation Conference, New Orleans, LA, pp. 72\u201375.","DOI":"10.1145\/309847.309876"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB15","doi-asserted-by":"crossref","unstructured":"S. Sirichotiyakul, et al., Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 1999 Design Automation Conference, New Orleans, LA, pp. 436\u2013441.","DOI":"10.1145\/309847.309975"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB16","doi-asserted-by":"crossref","unstructured":"V. Sundararajan, K. Parhi, Low power synthesis of dual threshold voltage CMOS VLSI circuits, Proceedings of the 1999 International Symposium on Low Power Electronics and Design, San Diego, CA, pp. 139\u2013144.","DOI":"10.1145\/313817.313900"},{"issue":"1","key":"10.1016\/S0167-9260(02)00022-6_BIB17","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/92.748196","article-title":"Design and optimization of dual-threshold circuits for low-voltage low-power applications","volume":"7","author":"Wei","year":"1999","journal-title":"IEEE Trans. VLSI"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB18","doi-asserted-by":"crossref","unstructured":"C. Chen, M. Sarrafzadeh, Power reduction by simultaneous voltage scaling and gate resizing, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, Yokohama, Japan, pp. 333\u2013338.","DOI":"10.1145\/368434.368668"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB19","doi-asserted-by":"crossref","unstructured":"M. Khellah, M. Elmasry, Minimization of high performance sub-micron circuits using a dual-Vdd dual-Vth (DVDV) approach, Proceedings of the 1999 International Symposium on Low Power Electronics and Design, San Diego, CA, pp. 106\u2013108.","DOI":"10.1109\/LPE.1999.799422"},{"issue":"4","key":"10.1016\/S0167-9260(02)00022-6_BIB20","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/92.736125","article-title":"Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits","volume":"6","author":"Pant","year":"1998","journal-title":"IEEE Trans. VLSI"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB21","unstructured":"IBM ASIC Databook, http:\/\/www.chips.ibm.com\/techlib\/products\/asics\/databooks.html. IBM, 1999."},{"year":"1996","series-title":"Digital Integrated Circuits","author":"Rabaey","key":"10.1016\/S0167-9260(02)00022-6_BIB22"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB23","doi-asserted-by":"crossref","first-page":"558","DOI":"10.1109\/JSSC.1987.1052773","article-title":"BSIM","volume":"22","author":"Sheu","year":"1987","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"10.1016\/S0167-9260(02)00022-6_BIB24","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","article-title":"Retiming synchronous circuitry","volume":"6","author":"Leiserson","year":"1991","journal-title":"Algorithmica"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB25","doi-asserted-by":"crossref","unstructured":"C.M. Fiduccia, R.M. Mattheyses, A linear time heuristic for improving network partitions, Proceedings of the 1982 Design Automation Conference, Las Vegas, NV, pp. 175\u2013181.","DOI":"10.1109\/DAC.1982.1585498"},{"key":"10.1016\/S0167-9260(02)00022-6_BIB26","unstructured":"Synopsys Design Compiler Manual, Synopsys Company, 1998."},{"key":"10.1016\/S0167-9260(02)00022-6_BIB27","unstructured":"IBM LP Solutions, http:\/\/www6.software.ibm.com\/es\/oslv2\/features\/lp.htm."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000226?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000226?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:30Z","timestamp":1759137090000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926002000226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,5]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,5]]}},"alternative-id":["S0167926002000226"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(02)00022-6","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2002,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Cell selection from technology libraries for minimizing power","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(02)00022-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}