{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:18Z","timestamp":1759138818439,"version":"3.44.0"},"reference-count":29,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2002,5]]},"DOI":"10.1016\/s0167-9260(02)00023-8","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T13:02:53Z","timestamp":1032267773000},"page":"183-194","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["A new technique for IDDQ testing in nanometer technologies"],"prefix":"10.1016","volume":"31","author":[{"given":"Y.","family":"Tsiatouhas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Moisiadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Th.","family":"Haniotakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Nikolos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Arapoyanni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(02)00023-8_BIB1","doi-asserted-by":"crossref","unstructured":"M. Sachdev, Deep Sub-micron IDDQ Testing: Issues and Solutions, European Design and Test Conference (ED&TC), 1997, pp. 271\u2013278.","DOI":"10.1109\/EDTC.1997.582370"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB2","doi-asserted-by":"crossref","unstructured":"A.E. Gattiker, W. Maly, Toward Understanding \u201cIDDQ-Only\u201d Fails, International Test Conference (ITC), 1998, pp. 174\u2013183.","DOI":"10.1109\/TEST.1998.743150"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB3","doi-asserted-by":"crossref","unstructured":"T.W. Williams, R.H. Dennard, R. Kapur, M.R. Mercer, W. Maly, IDDQ Test: Sensitivity Analysis of Scaling, International Test Conference (ITC), 1996, pp. 786\u2013792.","DOI":"10.1109\/TEST.1996.557138"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB4","doi-asserted-by":"crossref","unstructured":"S. Kundu, IDDQ Defect Detection in Deep Submicron CMOS ICs, Asian Test Symposium (ATS), 1998, pp. 150\u2013152.","DOI":"10.1109\/ATS.1998.741606"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB5","doi-asserted-by":"crossref","unstructured":"A. Ferre, J. Figueras, IDDQ Characterization in Submicron CMOS, International Test Symposium (ITC), 1997, pp. 136\u2013145.","DOI":"10.1109\/TEST.1997.639606"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB6","unstructured":"R.R. Montanes, J. Figueras, Estimation of the Defective IDDQ Caused by Shorts in Deep Submicron CMOS ICs, Design Automation and Test in Europe (DATE), 1998, pp. 490\u2013494."},{"key":"10.1016\/S0167-9260(02)00023-8_BIB7","doi-asserted-by":"crossref","unstructured":"A. Keshavarzi, K. Roy, C.F. Hawkins, Intrinsic Leakage in Low Power Deep Submicron CMOS ICs, International Test Conference (ITC), 1997, pp. 146\u2013155.","DOI":"10.1109\/TEST.1997.639607"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB8","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/6.535396","article-title":"Identifying defects in deep submicron CMOS ICs","volume":"9","author":"Soden","year":"1996","journal-title":"IEEE Spectrum"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB9","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/54.544537","article-title":"IDDQ testing","volume":"4","author":"Soden","year":"1996","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/S0167-9260(02)00023-8_BIB10","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.782564","article-title":"Design challenges of technology scaling","volume":"4","author":"Borkar","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB11","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/40.798105","article-title":"Developing a 0.18\u03bc CMOS process","volume":"5","author":"Haond","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB12","first-page":"352","article-title":"Possibilities and limitations of Iddq testing in submicron CMOS IEEE Trans. on Components","volume":"214","author":"Figueras","year":"1998","journal-title":"Packag. Manuf. Technol. Part B"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB13","doi-asserted-by":"crossref","unstructured":"H.J. Wunderlich, M. Herzog, J. Figueras, J.A. Carrasco, A. Calderon, Synthesis of Iddq-testable circuits: Integrating built-in current sensors, European Design and Test Conference (ED&TC), 1995, pp. 573\u2013590.","DOI":"10.1109\/EDTC.1995.470342"},{"issue":"6","key":"10.1016\/S0167-9260(02)00023-8_BIB14","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/4.585288","article-title":"A1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits","volume":"JSSC-32","author":"Shigematsu","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB15","doi-asserted-by":"crossref","unstructured":"A.D. Singh, A Comprehensive Wafer Oriented Test Evaluation (WOTE) Scheme for IDDQ Testing of Deep Submicron Technologies, IEEE International IDDQ Testing Workshop, 1997, pp. 40\u201343.","DOI":"10.1109\/IDDQ.1997.633011"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB16","doi-asserted-by":"crossref","unstructured":"P.N. Variyam, Increasing the IDDQ Test Resolution Using Current Prediction, International Test Conference (ITC), 2000, pp. 217\u2013224.","DOI":"10.1109\/TEST.2000.894209"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB17","doi-asserted-by":"crossref","first-page":"707","DOI":"10.1109\/4.509853","article-title":"Power dissipation analysis and optimization of deep submicron CMOS digital circuits","volume":"JSSC-5","author":"Gu","year":"1996","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB18","doi-asserted-by":"crossref","unstructured":"Z. Chen, M. Johnson, L. Wei, K. Roy, Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks, International Symposium on Low Power Electronics and Design, 1998, pp. 239\u2013244.","DOI":"10.1145\/280756.280917"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB19","doi-asserted-by":"crossref","unstructured":"P.C. Maxwell, J.R. Rearick, ASimulation based Method for Estimating Defect Free IDDQ, IEEE International IDDQ Testing Workshop, 1997, pp. 80\u201384.","DOI":"10.1109\/IDDQ.1997.633018"},{"issue":"2","key":"10.1016\/S0167-9260(02)00023-8_BIB20","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1109\/92.386229","article-title":"A Practical Current Sensing Technique for IDDQ Testing","volume":"3","author":"Tang","year":"1995","journal-title":"IEEE Transactions on Very Large Scale Integration Systems VLSI-"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB21","unstructured":"R. Galivanche, Microprocessors in the Next Millennium: Testing and Defect Fault Tolerance Issues, Invited Talk, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), 1999."},{"key":"10.1016\/S0167-9260(02)00023-8_BIB22","unstructured":"D. Richter, Personal communication, Infineon Technologies."},{"key":"10.1016\/S0167-9260(02)00023-8_BIB23","doi-asserted-by":"crossref","unstructured":"E. Isern, J. Figueras, Test Generation with High Coverages for Quiescent Current Test of Bridging Faults in Combinational Circuits, International Test Conference (ITC), 1993, pp. 73\u201382.","DOI":"10.1109\/TEST.1993.470716"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB24","unstructured":"R.J. Baker, W.L. Harry, D.E. Boyce, CMOS Circuit Design, Layout and Simulation, IEEE Press, New York, 1998, pp. 427\u2013457."},{"key":"10.1016\/S0167-9260(02)00023-8_BIB25","doi-asserted-by":"crossref","unstructured":"D.M.H. Walker, Requirements for Practical IDDQ Testing of Deep Submicron Circuits, IEEE International Workshop on Defect Based Testing, 2000, pp. 15\u201320.","DOI":"10.1109\/DBT.2000.843685"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB26","unstructured":"Y. Tsiatouhas, Th. Haniotakis, A. Arapoyanni, ALow-Voltage, Built-In Current Sensor for Digital CMOS VLSI Testing, Fourth IEEE International On_Line Testing Workshop (IOLTW), 1998, pp. 61\u201365."},{"issue":"1","key":"10.1016\/S0167-9260(02)00023-8_BIB27","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1109\/4.553192","article-title":"ADifferential built-in current sensor design for high-speed IDDQ testing","volume":"JSSC-32","author":"Hurst","year":"1997","journal-title":"IEEE J. Solid-State Circuits."},{"issue":"1","key":"10.1016\/S0167-9260(02)00023-8_BIB28","first-page":"133","article-title":"A built-in current sensor based on current-mode design","volume":"4CS-45","author":"Lee","year":"1998","journal-title":"IEEE Trans. Circuits Systems\u2014II"},{"key":"10.1016\/S0167-9260(02)00023-8_BIB29","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1016\/S0167-9260(98)00027-3","article-title":"IDDQ Testing","volume":"26","author":"Ferre","year":"1998","journal-title":"Integration VLSI J."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000238?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000238?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:17Z","timestamp":1759137077000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926002000238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,5]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,5]]}},"alternative-id":["S0167926002000238"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(02)00023-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2002,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A new technique for IDDQ testing in nanometer technologies","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(02)00023-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}