{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:19Z","timestamp":1759138819000,"version":"3.44.0"},"reference-count":28,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1016\/s0167-9260(02)00043-3","type":"journal-article","created":{"date-parts":[[2002,12,10]],"date-time":"2002-12-10T17:20:56Z","timestamp":1039540856000},"page":"77-97","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"title":["Fault security analysis of CMOS VLSI circuits using defect-injectable VHDL models"],"prefix":"10.1016","volume":"32","author":[{"given":"Donald","family":"Shaw","sequence":"first","affiliation":[]},{"given":"Dhamin","family":"Al-Khalili","sequence":"additional","affiliation":[]},{"given":"Come","family":"Rozon","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(02)00043-3_BIB1","article-title":"The quality and reliability of Intel's quarter micron process","volume":"Q3","author":"Seshan","year":"1998","journal-title":"Int. Technol. J."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB2","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/T-C.1973.223705","article-title":"Design of totally self-checking check circuits for m-out-of-n codes","volume":"3","author":"Anderson","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB3","doi-asserted-by":"crossref","unstructured":"C. Bolchini, F. Salice, D. Sciuto, A TSC evaluation function for combinational circuits, Proceedings of the International Conference on Computer Design (ICCD)\u201997 Austin, U.S.A., 1997, pp. 555\u2013560.","DOI":"10.1109\/ICCD.1997.628921"},{"issue":"5","key":"10.1016\/S0167-9260(02)00043-3_BIB4","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","article-title":"Fault modeling and logic simulation of CMOS and MOS integrated circuits","volume":"57","author":"Wadsack","year":"l978","journal-title":"Bell System Tech. J."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB5","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1109\/TC.1980.1675614","article-title":"Physical versus logical fault models MOS LSI circuits","volume":"C-29","author":"Galiay","year":"1980","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/S0167-9260(02)00043-3_BIB6","article-title":"Faults and fault effects in NMOS circuits-impact on design for testability","volume":"132","author":"Burgess","year":"1985","journal-title":"IEEE Proc."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB7","unstructured":"C.F. Hawkins, J.M. Soden, Electrical characteristics and testing considerations for gate oxide shorts in CMOS ICs, Proceedings of the International Test Conference, IEEE, November 1985, pp. 544\u2013555."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB8","unstructured":"D.M. Wu, Can IDDQ test replace conventional stuck-fault test? Proceedings of the IEEE Custom Integrated Circuits Conference, 1991, pp. 13.2.1\u201313.2.4."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB9","unstructured":"C. Rozon, D. Al-Khalili, J. Coppens, M. Hossain, D. Racz, Fault modes for VLSI circuits, Tech. Report CSE-13, Dept. of Electrical and Computer Engineering, Royal Military College of Canada, 1997."},{"issue":"4","key":"10.1016\/S0167-9260(02)00043-3_BIB10","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MDT.1986.294977","article-title":"Test considerations for gate oxide shorts in CMOS ICs","volume":"3","author":"Soden","year":"1986","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB11","unstructured":"M. Hossain, D. Al-Khalili, C. Rozon, Defect modeling and testability analysis of CMOS circuits, Technical Report, CSE-6, Department of Electrical and Computer Engineering, Royal Military College of Canada, July 1996, 48 pp."},{"issue":"3","key":"10.1016\/S0167-9260(02)00043-3_BIB12","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/43.21839","article-title":"Modeling of gate oxide shorts in MOS transistors","volume":"8","author":"Syrzycki","year":"1989","journal-title":"IEEE Trans. Computer-Aided Des."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB13","doi-asserted-by":"crossref","unstructured":"R. Rodriguez-Montanes, J.A. Segura, V.H. Champac, J. Figueras, J.A. Rubio, Current vs. logic testing of gate oxide short, floating gate and bridging failures in CMOS, Proceedings of the International Test Conference, IEEE, 1991, pp. 510\u2013519.","DOI":"10.1109\/TEST.1991.519713"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB14","doi-asserted-by":"crossref","unstructured":"F. Anderson, Emitter coupled logic and cascode current switch testability and design for test, Proceedings of the 1988 IEEE Southern Tier Technical Conference, 1988, pp. 119\u2013126.","DOI":"10.1109\/STIER.1988.95473"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB15","unstructured":"D.M. Wu, Can IDDQ test replace conventional stuck-fault test, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 1991, pp. 13.2.1\u201313.2.4."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB16","doi-asserted-by":"crossref","unstructured":"K. Roy, M.E. Levitt, J.A. Abraham, Test considerations for BiCMOS logic families, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 1991, pp. l7.2.1.\u201317.2.4.","DOI":"10.1109\/CICC.1991.164011"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB17","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/43.21839","article-title":"Modeling of gate oxide shorts in MOS transistors","volume":"8","author":"Syrzycki","year":"1989","journal-title":"IEEE Trans. Computer-Aided Des."},{"issue":"10","key":"10.1016\/S0167-9260(02)00043-3_BIB18","doi-asserted-by":"crossref","first-page":"1513","DOI":"10.1109\/4.634662","article-title":"A detailed analysis of CMOS SRAM's with gate oxide short defects","volume":"32","author":"Segura","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB19","doi-asserted-by":"crossref","unstructured":"F.J. Ferguson, J.P. Shen, Extraction and simulation of realistic CMOS faults using inductive fault analysis, Proceedings of the International Test Conference, IEEE, New York, 1998, pp. 475\u2013484.","DOI":"10.1109\/TEST.1988.207759"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB20","doi-asserted-by":"crossref","unstructured":"P.C. Ward, J.R. Armstrong, Behavioral fault simulation in VHDL, Proceedings of the 27th IEEE\/ACM Design Automation Conference, IEEE CS Press, Silver Spring, MD, 1990, pp. 587\u2013593.","DOI":"10.1145\/123186.123411"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB21","doi-asserted-by":"crossref","unstructured":"E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, Fault injection into VHDL models: the MEFISTO tool, Proceedings of the 24th International Symposium Fault-Tolerant Computing, IEEE, 1994, pp. 66\u201375.","DOI":"10.1109\/FTCS.1994.315656"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB22","doi-asserted-by":"crossref","unstructured":"T.A. DeLong, B.W. Johnson, J.A. Profeta, A fault injection technique for VHDL behavioral-level models, IEEE Des. Test Comput. (1996) 24\u201333.","DOI":"10.1109\/54.544533"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB23","doi-asserted-by":"crossref","unstructured":"J.M. Coppens, D. Al-Khalili, C. Rozon, VHDL modeling and analysis of fault secure systems, Proceedings of the 1998 Design Automation Test in Europe, IEEE, New York, 1998, pp. 148\u2013152.","DOI":"10.1109\/DATE.1998.655849"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB24","unstructured":"J.M. Coppens, Logical fault analysis of fault secure systems using VHDL, M.E. Thesis, Royal Military College of Canada, 1997."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB25","unstructured":"R.J. Baucom, T.A. DeLong, D.T. Smith, B.W. Johnson, VHDL-based distributed fault simulation using SAVANT, Proceedings of the National Aerospace and Electronics Conference, July 13\u201317, 1998."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB26","doi-asserted-by":"crossref","unstructured":"M.A. Gharaybeh, M.L. Bushnell, V.D. Agrawal, Classification and test generation for path-delay faults using single stuck-fault tests, Proceedings of the International Test Conference, IEEE, New York, 1995, pp. 139\u2013148.","DOI":"10.1109\/TEST.1995.529827"},{"key":"10.1016\/S0167-9260(02)00043-3_BIB27","unstructured":"C.C. Liaw, S.Y.H. Su, Y.K. Malaiya, Test generation for delay faults using stuck-at-fault test set, Digest of papers, 1980 Test Conference, IEEE, New York, 1980. pp. 167\u2013175."},{"key":"10.1016\/S0167-9260(02)00043-3_BIB28","unstructured":"B.W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems Addison-Wesley Publishing Company, Inc., Reading MA 1984, 584 pp."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000433?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000433?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:10:58Z","timestamp":1759137058000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926002000433"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":28,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2002,11]]}},"alternative-id":["S0167926002000433"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(02)00043-3","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2002,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Fault security analysis of CMOS VLSI circuits using defect-injectable VHDL models","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(02)00043-3","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Crown copyright \u00a9 2002 Published by Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}