{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T03:57:09Z","timestamp":1769745429976,"version":"3.49.0"},"reference-count":26,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2002,12]]},"DOI":"10.1016\/s0167-9260(02)00051-2","type":"journal-article","created":{"date-parts":[[2002,12,10]],"date-time":"2002-12-10T17:20:56Z","timestamp":1039540856000},"page":"89-104","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":84,"title":["A reversible carry-look-ahead adder using control gates"],"prefix":"10.1016","volume":"33","author":[{"given":"Bart","family":"Desoete","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexis","family":"De Vos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(02)00051-2_BIB1","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","article-title":"Irreversibility and heat generation in the computing process","volume":"5","author":"Landauer","year":"1961","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB2","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1038\/scientificamerican0785-48","article-title":"The fundamental physical limits of computation","volume":"253","author":"Bennett","year":"1985","journal-title":"Scientific American"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB3","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1063\/1.881299","article-title":"Information is physical","volume":"44","author":"Landauer","year":"1991","journal-title":"Phys. Today"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB4","doi-asserted-by":"crossref","unstructured":"T. Toffoli, Reversible computing, in: Seventh Colloquium on Automata, Languages and Programming, Springer, Berlin, 1980, pp. 632\u2013644.","DOI":"10.1007\/3-540-10003-2_104"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB5","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/BF01857727","article-title":"Conservative logic","volume":"21","author":"Fredkin","year":"1982","journal-title":"Int. J. Theoret. Phys."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB6","unstructured":"A. De Vos, W. Mara\u0144da, E. Piwowarska, A. Lejman, A chip for reversible digital computers, Proceedings of the Third Advanced Training Course on Mixed Design of VLSI Circuits, \u0141\u00f3d\u017a, 30 May\u20131 June 1996, pp. 544\u2013549."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB7","unstructured":"A. De Vos, Introduction to r-MOS systems, Proceedings of the Fourth Workshop on Physics and Computation, Boston, 22\u201324 November 1996, pp. 92\u201396."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/S0079-6727(99)00002-6","article-title":"Reversible computing","volume":"23","author":"De Vos","year":"1999","journal-title":"Progr. Quantum Electron."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB9","first-page":"307","article-title":"Group theoretical aspects of reversible logic gates","volume":"5","author":"Storme","year":"1999","journal-title":"J. Univ. Comput. Sci."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB10","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1364\/ON.11.2.000011","article-title":"Quantum mechanical computers","volume":"11","author":"Feynman","year":"1985","journal-title":"Opt. News"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB11","article-title":"Feynman Lectures on Computation","author":"Feynman","year":"1996"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB12","doi-asserted-by":"crossref","first-page":"1034","DOI":"10.1103\/PhysRevA.54.1034","article-title":"Efficient networks for quantum factoring","volume":"54","author":"Beckman","year":"1996","journal-title":"Phys. Rev. A"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB13","unstructured":"B. Desoete, A. De Vos, Optimal charging of capacitors, Proceedings of the Eighth International Workshop on Power and Timing Modeling, Optimization and Simulation, Lyngby, 7\u20139 October 1998, pp. 335\u2013344."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB14","unstructured":"B. Desoete, A. De Vos, M. Sibi\u0144ski, T. Widerski, Feynman's reversible logic gates, implemented in silicon, Proceedings of the Sixth Advanced Training Course on Mixed Design of VLSI Circuits, Krak\u00f3w, 17\u201319 June 1999, pp. 497\u2013502."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB15","doi-asserted-by":"crossref","unstructured":"A. De Vos, B. Desoete, A. Adamski, P. Pietrzak, M. Sibi\u0144ski, T. Widerski, Design of reversible logic circuits by means of control gates, Proceedings of the Tenth International Workshop on Power and Timing Modeling, Optimization and Simulation, G\u00f6ttingen, 13\u201315 September 2000, pp. 255\u2013264.","DOI":"10.1007\/3-540-45373-3_27"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB16","doi-asserted-by":"crossref","first-page":"7063","DOI":"10.1088\/0305-4470\/35\/33\/307","article-title":"Generating the group of reversible logic gates","volume":"35","author":"De Vos","year":"2002","journal-title":"J. Phys. A"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB17","doi-asserted-by":"crossref","unstructured":"H. Taub, Digital Circuits and Microprocessors, McGraw-Hill, Auckland, 1982, pp. 204\u2013215.","DOI":"10.1016\/B978-0-408-01111-2.50015-X"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB18","unstructured":"I. Koren, Computer Arithmetic Algorithms, Brookside Court, Amherst, 1998, pp. 87\u2013128."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1515\/JNETDY.2000.001","article-title":"Equipartition principles in finite-time thermodynamics","volume":"25","author":"De Vos","year":"2000","journal-title":"J. Non-Equilibrium Thermodyn."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB20","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/101.994855","article-title":"Weighing in on logic scaling trends","volume":"18","author":"Zeitzoff","year":"2002","journal-title":"IEEE Circ. Dev. Mag."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB21","doi-asserted-by":"crossref","unstructured":"S. Kim, M. Papaefthymiou, True single-phase energy-recovering logic for low-power, high-speed VLSI, Proceedings of the 1998 International Symposium on Low Power Electronics & Design, Monterey, 10\u201312 August 1998, pp. 167\u2013172.","DOI":"10.1145\/280756.280879"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB22","doi-asserted-by":"crossref","unstructured":"S. Kim, M. Papaefthymiou, Pipelined DSP design with true single-phase energy-recovering logic style, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low Power Design, Como, 4\u20135 March 1999, pp. 135\u2013143.","DOI":"10.1109\/LPD.1999.750414"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB23","unstructured":"S. Kim, M. Papaefthymiou, Low-energy adder design with a single-phase source-coupled adiabatic logic, Proceedings of the Ninth International Workshop on Power and Timing Modeling, Optimization and Simulation, Kos, 6\u20138 October 1999, pp. 93\u2013102."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB24","doi-asserted-by":"crossref","first-page":"1245","DOI":"10.1109\/82.793716","article-title":"An adiabatic differential logic for low-power digital systems","volume":"46","author":"Lo","year":"1999","journal-title":"IEEE Trans. Circuits Systems: II. Analog Digital Signal Process."},{"key":"10.1016\/S0167-9260(02)00051-2_BIB25","doi-asserted-by":"crossref","first-page":"898","DOI":"10.1109\/4.766827","article-title":"A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems","volume":"34","author":"Lim","year":"1999","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(02)00051-2_BIB26","unstructured":"F. Beunis, W. Bracke, B. Herreman, F. Stouten, Een reversibele 16-bit carry-look-ahead opteller, projectverslag Universiteit Gent, Gent, 2001."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000512?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926002000512?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:19Z","timestamp":1759137079000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926002000512"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,12]]},"references-count":26,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2002,12]]}},"alternative-id":["S0167926002000512"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(02)00051-2","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2002,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A reversible carry-look-ahead adder using control gates","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(02)00051-2","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}