{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:18Z","timestamp":1759138818741,"version":"3.44.0"},"reference-count":19,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2003,6]]},"DOI":"10.1016\/s0167-9260(03)00003-8","type":"journal-article","created":{"date-parts":[[2003,4,4]],"date-time":"2003-04-04T20:00:31Z","timestamp":1049486431000},"page":"25-44","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Pattern-based verification of connections to intellectual property cores"],"prefix":"10.1016","volume":"35","author":[{"given":"Ilia","family":"Polian","sequence":"first","affiliation":[]},{"given":"Wolfgang","family":"G\u00fcnther","sequence":"additional","affiliation":[]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(03)00003-8_BIB1","doi-asserted-by":"crossref","unstructured":"J. Aerts, E.J. Marinissen, Scan chain design for test time reduction in core-based ICs, in: International Test Conference, 1998, pp. 448\u2013457.","DOI":"10.1109\/TEST.1998.743185"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB2","unstructured":"http:\/\/grouper.ieee.org\/groups\/1500\/."},{"key":"10.1016\/S0167-9260(03)00003-8_BIB3","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Arendsen, G. Bos, H. Dingermanse, M. Lousberg, C. Wouters, A structured and scalable mechanism for test access to embedded reusable cores, in: International Test Conference, 1998, pp. 284\u2013293.","DOI":"10.1109\/TEST.1998.743166"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB4","doi-asserted-by":"crossref","unstructured":"J.R. Burch, D. Dill, E. Wolf, G. De Micheli, Modeling hierarchical combinational circuits, in: International Conference on CAD, 1993, pp. 612\u2013617.","DOI":"10.1109\/ICCAD.1993.580149"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB5","doi-asserted-by":"crossref","unstructured":"T.-H. Liu, K. Sajid, A. Aziz, V. Singhal, Optimizing designs containing black boxes, in: Design Automation Conference, 1997, pp. 113\u2013136.","DOI":"10.1145\/266021.266045"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB6","doi-asserted-by":"crossref","unstructured":"W. G\u00fcnther, N. Drechsler, R. Drechsler, B. Becker, Verification of designs containing black boxes, in: EUROMICRO, 2000, pp. 100\u2013105.","DOI":"10.1109\/EURMIC.2000.874621"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB7","unstructured":"S.-W. Tung, J.-Y. Jou, Verification pattern generation for core-based design using port order fault model, in: Asian Test Symposium, 1998."},{"key":"10.1016\/S0167-9260(03)00003-8_BIB8","unstructured":"C. Wang, S. Tung, J. Jou, An AVPG for SoC design verification with port order fault model, in: International Symposium on Circuits and Systems, Vol. V, 2001, pp. 259\u2013262."},{"issue":"4","key":"10.1016\/S0167-9260(03)00003-8_BIB9","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/43.992770","article-title":"On automatic-verification pattern generation for SoC with port-order fault model","volume":"21","author":"Wang","year":"2002","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB10","unstructured":"C. Wang, S. Tung, J. Jou, An improved AVPG for SoC design verification using port order fault model, in: Asian Test Symposium, 2001, pp. 431\u2013436."},{"issue":"10","key":"10.1016\/S0167-9260(03)00003-8_BIB11","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TCAD.2002.802266","article-title":"An automorphic approach to verification pattern generation for SoC design verification using port order fault model","volume":"21","author":"Wang","year":"2002","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB12","doi-asserted-by":"crossref","unstructured":"Y. Zorian, E.J. Marinissen, Sujit Dey, Testing embedded-core based system chips, in: International Test Conference, 1998, pp. 130\u2013143.","DOI":"10.1109\/TEST.1998.743146"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB13","doi-asserted-by":"crossref","unstructured":"R.A. Bergamaschi, W.R. Lee, Designing systems-on-chip using cores, in: Design Automation Conference, 2000, pp. 420\u2013425.","DOI":"10.1145\/337292.337526"},{"year":"1990","series-title":"Digital Systems Testing and Testable Design","author":"Abramovici","key":"10.1016\/S0167-9260(03)00003-8_BIB14"},{"issue":"8","key":"10.1016\/S0167-9260(03)00003-8_BIB15","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","article-title":"Graph-based algorithms for Boolean function manipulation","volume":"35","author":"Bryant","year":"1986","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00003-8_BIB16","doi-asserted-by":"crossref","unstructured":"T. Kam, T. Villa, R. Brayton, A. Sangiovanni-Vincentelli, A fully implicit algorithm for exact state minimization. in: Design Automation Conference, 1994, pp. 684\u2013690.","DOI":"10.1145\/196244.196615"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB17","unstructured":"F. Somenzi, CUDD: CU Decision Diagram Package Release 2.3.0, University of Colorado at Boulder, 1998."},{"key":"10.1016\/S0167-9260(03)00003-8_BIB18","doi-asserted-by":"crossref","unstructured":"D. M\u00f6ller, J. Mohnke, M. Weber, Detection of symmetry of Boolean functions represented as ROBDDs, in: International Conference on CAD, 1993, pp. 680\u2013684.","DOI":"10.1109\/ICCAD.1993.580161"},{"key":"10.1016\/S0167-9260(03)00003-8_BIB19","doi-asserted-by":"crossref","unstructured":"S. Panda, F. Somenzi, B.F. Plessier, Symmetry detection and dynamic variable ordering of decision diagrams, in: International Conference on CAD, 1994, pp. 628\u2013631.","DOI":"10.1109\/ICCAD.1994.629887"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926003000038?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926003000038?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:29Z","timestamp":1759137089000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926003000038"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,6]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,6]]}},"alternative-id":["S0167926003000038"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(03)00003-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2003,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Pattern-based verification of connections to intellectual property cores","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(03)00003-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}