{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:06:34Z","timestamp":1759190794326,"version":"3.44.0"},"reference-count":15,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2003,6]]},"DOI":"10.1016\/s0167-9260(03)00004-x","type":"journal-article","created":{"date-parts":[[2003,4,23]],"date-time":"2003-04-23T17:13:10Z","timestamp":1051117990000},"page":"11-24","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":13,"title":["Systolic architectures for inversion\/division using AB2 circuits in GF(2 )"],"prefix":"10.1016","volume":"35","author":[{"given":"Nam-Yeun","family":"Kim","sequence":"first","affiliation":[]},{"given":"Kee-Young","family":"Yoo","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1972","series-title":"Error-Correcting Codes","author":"Peterson","key":"10.1016\/S0167-9260(03)00004-X_BIB1"},{"year":"1983","series-title":"Cryptography and Data Security","author":"Denning","key":"10.1016\/S0167-9260(03)00004-X_BIB2"},{"key":"10.1016\/S0167-9260(03)00004-X_BIB3","unstructured":"IEEE P1363\/D9(Draft Version 9), Standard specifications for public key cryptography, IEEE standards Draft, USA, 1999."},{"issue":"4","key":"10.1016\/S0167-9260(03)00004-X_BIB4","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1109\/TIT.1985.1057074","article-title":"A public key cryptosystem and a signature scheme based on discrete logarithms","volume":"31","author":"ElGamal","year":"1985","journal-title":"IEEE Trans. Info. Theory"},{"key":"10.1016\/S0167-9260(03)00004-X_BIB5","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1049\/ip-cdt:20000785","article-title":"Two systolic architectures for multiplication in GF(2m)","volume":"147","author":"Tsai","year":"2000","journal-title":"IEE Proc. Comput. Digit. Tech"},{"issue":"9","key":"10.1016\/S0167-9260(03)00004-X_BIB6","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/12.241603","article-title":"A systolic architecture for computing inverses and divisions in finite fields GF(2m)","volume":"42","author":"Wang","year":"1993","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"10.1016\/S0167-9260(03)00004-X_BIB7","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/12.729800","article-title":"Systolic array implementation of euclid's algorithm for inversion and division in GF(2m)","volume":"47","author":"Guo","year":"1998","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"10.1016\/S0167-9260(03)00004-X_BIB8","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/TC.1985.1676616","article-title":"VLSI architectures for computing multiplications and inverse in GF(2m)","volume":"C-34","author":"Wang","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00004-X_BIB9","doi-asserted-by":"crossref","first-page":"1383","DOI":"10.1109\/12.35833","article-title":"VLSI architecture for fast inversion in GF(2m)","volume":"38","author":"Feng","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00004-X_BIB10","doi-asserted-by":"crossref","first-page":"1010","DOI":"10.1109\/12.238496","article-title":"On computing multiplicative inverses in GF(2m)","volume":"42","author":"Brunner","year":"1993","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00004-X_BIB11","unstructured":"S.W. Wei, VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF(2m), Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, Seattle, WA, USA, May 1995, pp. 4203\u20134206."},{"key":"10.1016\/S0167-9260(03)00004-X_BIB12","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/12.888047","article-title":"New systolic arrays for C+AB2, Inversion, and division in GF(2m)","volume":"49","author":"Wang","year":"2000","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"10.1016\/S0167-9260(03)00004-X_BIB13","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/82.633444","article-title":"VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF(2m)","volume":"44","author":"Wei","year":"1997","journal-title":"IEEE Trans. Circuits Systems"},{"year":"1997","series-title":"Principles of Digital Design","author":"Gajski","key":"10.1016\/S0167-9260(03)00004-X_BIB14"},{"year":"1985","series-title":"Principles of CMOS VLSI Design, A System Perspective","author":"Weste","key":"10.1016\/S0167-9260(03)00004-X_BIB15"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792600300004X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792600300004X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:23Z","timestamp":1759137083000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016792600300004X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,6]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,6]]}},"alternative-id":["S016792600300004X"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(03)00004-x","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2003,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Systolic architectures for inversion\/division using AB2 circuits in GF(2m)","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(03)00004-X","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}