{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T00:06:29Z","timestamp":1759190789788,"version":"3.44.0"},"reference-count":21,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s0167-9260(03)00031-2","type":"journal-article","created":{"date-parts":[[2003,7,16]],"date-time":"2003-07-16T10:54:32Z","timestamp":1058352872000},"page":"41-54","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Low-power VLSI synthesis of DSP systems"],"prefix":"10.1016","volume":"36","author":[{"given":"Sanjay","family":"Sharma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Attri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.C","family":"Chauhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1999","author":"Parhi","series-title":"VLSI Digital Signal Processing Systems","key":"10.1016\/S0167-9260(03)00031-2_BIB1"},{"issue":"3","key":"10.1016\/S0167-9260(03)00031-2_BIB2","first-page":"473","article-title":"Low-power Viterbi decoder for CDMA mobile terminals","volume":"33","author":"Kang","year":"1998","journal-title":"IEEE J. Sel. Areas Commun."},{"year":"1995","author":"Chandrakarsan","series-title":"Low Power Digital CMOS Design","key":"10.1016\/S0167-9260(03)00031-2_BIB3"},{"year":"1995","author":"Bellaouar","series-title":"Low Power Digital VLSI Design","key":"10.1016\/S0167-9260(03)00031-2_BIB4"},{"issue":"2","key":"10.1016\/S0167-9260(03)00031-2_BIB5","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/TIT.1967.1054010","article-title":"Error bounds for convoltuional codes and asymptotically optimum decoding algorithm","volume":"It-13","author":"Viterbi","year":"1967","journal-title":"IEEE Trans. Inf. Technol."},{"issue":"3","key":"10.1016\/S0167-9260(03)00031-2_BIB6","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/PROC.1973.9030","article-title":"The Viterbi algorithm","volume":"11","author":"Forney","year":"1973","journal-title":"Proc. IEEE"},{"doi-asserted-by":"crossref","unstructured":"H.L. Lou, Viterbi decoder design for the IS-95 CDMA forward link, Proceedings of VTC, Atlanta, USA, April 1996, pp. 1346\u20131350.","key":"10.1016\/S0167-9260(03)00031-2_BIB7","DOI":"10.1109\/VETEC.1996.501532"},{"year":"1995","author":"Wicker","series-title":"Error Control Systems for Digital Communication and Storage","key":"10.1016\/S0167-9260(03)00031-2_BIB8"},{"unstructured":"J.A. Ryu, S.C. Kim, J.D. Cho, H.W. Park, Y.H. Chang, Lower power Viterbi decoder architecture with a new clock-gating trace-back unit, Proceedings of the Sixth International Conference on VLSI and CAD, Seoul, South Korea, October 1990, pp. 297\u2013300.","key":"10.1016\/S0167-9260(03)00031-2_BIB9"},{"issue":"8","key":"10.1016\/S0167-9260(03)00031-2_BIB10","doi-asserted-by":"crossref","first-page":"1520","DOI":"10.1109\/49.62830","article-title":"High-rate Viterbi processor: a systolic array solution","volume":"8","author":"Fettweis","year":"1990","journal-title":"IEEE J. Sel. Areas Commun."},{"issue":"6","key":"10.1016\/S0167-9260(03)00031-2_BIB11","first-page":"826","article-title":"A 2-Mb\/s 256-state 10-mW rate-1\/3 Viterbi decoder","volume":"35","author":"Chang","year":"2000","journal-title":"IEEE JSSC"},{"key":"10.1016\/S0167-9260(03)00031-2_BIB12","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/4.109555","article-title":"Synthesis of control circuits in folded pipelined DSP architectures","volume":"27","author":"Parhi","year":"1992","journal-title":"IEEE J. Solid-St. Circ."},{"key":"10.1016\/S0167-9260(03)00031-2_BIB13","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/5.371964","article-title":"Minimizing power consumption in digital CMOS circuits","volume":"83","author":"Chandrakarsan","year":"1995","journal-title":"Proc. IEEE"},{"issue":"2\u20133","key":"10.1016\/S0167-9260(03)00031-2_BIB14","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/BF01130408","article-title":"Low power architectural synthesis and the impact of exploiting locality","volume":"13","author":"Mehra","year":"1996","journal-title":"J. VLSI Signal Proc."},{"doi-asserted-by":"crossref","unstructured":"R. Mehra, J. Rabey, Exploiting regularity for low-power design, Proceedings of IEEE Custom Integrated Circuits Conference, San Jose, USA, May 1996, pp. 401\u2013407.","key":"10.1016\/S0167-9260(03)00031-2_BIB15","DOI":"10.1109\/CICC.1996.510585"},{"unstructured":"T. Arslan, A.T. Erdogna, Data block processing for low power implementation of direct form FIR filters on single multiplier CMOS DSPs, Proceedings of ISCAS-98, Monterey, CA, USA, June 1998.","key":"10.1016\/S0167-9260(03)00031-2_BIB16"},{"unstructured":"K. Masselos, et al., A novel methodology for power consumption reduction in a class of DSP algorithms, Proceedings of ISCAS-98, Monterey, CA, USA, June 1998.","key":"10.1016\/S0167-9260(03)00031-2_BIB17"},{"doi-asserted-by":"crossref","unstructured":"A. Raghunathan, N.K. Jha, Behavioral synthesis for low power, IEEE International Conference on Computer Design, Cambridge, USA, October 1994, pp. 318\u2013322.","key":"10.1016\/S0167-9260(03)00031-2_BIB18","DOI":"10.1109\/ICCD.1994.331915"},{"key":"10.1016\/S0167-9260(03)00031-2_BIB19","first-page":"151","article-title":"Static rate-optimal scheduling of Iterative data flow programs via optimum unfolding","volume":"40","author":"Parhi","year":"1996","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00031-2_BIB20","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1109\/92.736133","article-title":"Synthesis of folded pipelined architectures for multi-rate DSP algorithms","volume":"6","author":"Denk","year":"1998","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"1","key":"10.1016\/S0167-9260(03)00031-2_BIB21","first-page":"11","article-title":"Optimizing synchronous systems","volume":"1","author":"Leiserson","year":"1983","journal-title":"J. VLSI and Comput. Systems"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926003000312?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926003000312?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:11:51Z","timestamp":1759137111000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926003000312"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":21,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S0167926003000312"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(03)00031-2","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2003,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Low-power VLSI synthesis of DSP systems","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(03)00031-2","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}