{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:19Z","timestamp":1759138819319,"version":"3.44.0"},"reference-count":13,"publisher":"Elsevier BV","issue":"1-2","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s0167-9260(03)00033-6","type":"journal-article","created":{"date-parts":[[2003,7,22]],"date-time":"2003-07-22T17:18:59Z","timestamp":1058894339000},"page":"69-82","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Generation of representative input vectors for parametric designs: from low precision to high precision"],"prefix":"10.1016","volume":"36","author":[{"given":"Shahar","family":"Bar-Or","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Even","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yariv","family":"Levin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(03)00033-6_BIB1","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/TC.1978.1675141","article-title":"Binary decision diagrams","volume":"C-27","author":"Akers","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00033-6_BIB2","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","article-title":"Graph-based algorithms for Boolean function manipulation","volume":"C-35","author":"Bryant","year":"1986","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/S0167-9260(03)00033-6_BIB3","first-page":"503","article-title":"Comparing layouts with HDL models: a formal verification technique","volume":"14","author":"Kam","year":"1995","journal-title":"IEEE Trans."},{"issue":"12","key":"10.1016\/S0167-9260(03)00033-6_BIB4","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/TC.1983.1676174","article-title":"On the acceleration of test generation algorithms","volume":"C-32","author":"Fujiwara","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00033-6_BIB5","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","article-title":"An implicit enumeration algorithms to generate tests for combinational logic circuits","volume":"C-30","author":"Goel","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00033-6_BIB6","doi-asserted-by":"crossref","unstructured":"T. Kirkland, M. Mercer, A topological search algorithm for ATPG, in: Proceedings of the Design Automation Conference June 1987, pp. 502\u2013508.","DOI":"10.1145\/37888.37963"},{"issue":"1","key":"10.1016\/S0167-9260(03)00033-6_BIB7","first-page":"4","article-title":"Test pattern generation using Boolean satisfiability","volume":"11","author":"Larrabee","year":"1992","journal-title":"IEEE Trans."},{"key":"10.1016\/S0167-9260(03)00033-6_BIB8","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/43.3140","article-title":"SOCRATES: a highly efficient automatic test pattern generation system","volume":"7","author":"Schulz","year":"1988","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/S0167-9260(03)00033-6_BIB9","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/PGEC.1967.264743","article-title":"Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits","volume":"EC-16","author":"Ruth","year":"1967","journal-title":"IEEE Trans. Comput."},{"year":"1994","series-title":"Time Efficient Automatic Test Pattern Generation Systems","author":"So","key":"10.1016\/S0167-9260(03)00033-6_BIB10"},{"key":"10.1016\/S0167-9260(03)00033-6_BIB11","doi-asserted-by":"crossref","unstructured":"P.-M. Seidel, G. Even, On the design of fast IEEE floating-point adders, in: N. Burgess, L. Ciminiera (Eds.), Computer Arithmetic, Proceedings, 15th IEEE Symposium on, 2001, pp. 184\u2013194 (See also http:\/\/hyde.eng.tau.ac.il\/Projects\/FPADD\/index.html for a visualization tool, in which the data flow and control signals are described).","DOI":"10.1109\/ARITH.2001.930118"},{"key":"10.1016\/S0167-9260(03)00033-6_BIB12","unstructured":"IEEE standard for binary floating point arithmetic. ANSI\/IEEE 754-1985, New York, 1985."},{"issue":"5","key":"10.1016\/S0167-9260(03)00033-6_BIB13","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/12.859536","article-title":"On the design of IEEE compliant floating point units","volume":"49","author":"Even","year":"2000","journal-title":"IEEE Trans. Comput."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926003000336?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926003000336?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:12:01Z","timestamp":1759137121000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926003000336"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":13,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S0167926003000336"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(03)00033-6","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2003,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Generation of representative input vectors for parametric designs: from low precision to high precision","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(03)00033-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}