{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:09Z","timestamp":1759146429507,"version":"3.30.2"},"reference-count":15,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T00:00:00Z","timestamp":1064966400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Integration"],"published-print":{"date-parts":[[2003,10]]},"DOI":"10.1016\/s0167-9260(03)00049-x","type":"journal-article","created":{"date-parts":[[2003,8,7]],"date-time":"2003-08-07T22:13:29Z","timestamp":1060294409000},"page":"87-101","source":"Crossref","is-referenced-by-count":11,"title":["Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETS"],"prefix":"10.1016","volume":"36","author":[{"given":"A.","family":"Srivastava","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.N.","family":"Venkata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1991","series-title":"Multiple-Valued Logic in VLSI","author":"Butler","key":"10.1016\/S0167-9260(03)00049-X_BIB1"},{"key":"10.1016\/S0167-9260(03)00049-X_BIB2","unstructured":"S.L. Hurst, Two decades of multiple-valued logic\u2014an invited tutorial, Proc. IEEE International Symposium on Multiple-Valued Logic, May 1998, p. 164."},{"issue":"3","key":"10.1016\/S0167-9260(03)00049-X_BIB3","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/136035.136043","article-title":"Symbolic Boolean manipulation with ordered binary decision diagrams","volume":"24","author":"Bryant","year":"1992","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/S0167-9260(03)00049-X_BIB4","doi-asserted-by":"crossref","first-page":"790","DOI":"10.1109\/4.102677","article-title":"Quaternary logic circuits in 2\u03bc m CMOS technology","volume":"25","author":"Shanbhag","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"year":"2001","series-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","key":"10.1016\/S0167-9260(03)00049-X_BIB5"},{"key":"10.1016\/S0167-9260(03)00049-X_BIB6","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/TC.1986.1676733","article-title":"Characteristics of prototype CMOS quaternary logic encoder-decoder circuits","volume":"C-35","author":"Mangin","year":"1986","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(03)00049-X_BIB7","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/4.272112","article-title":"Current-mode multiple-valued logic circuits","volume":"29","author":"Current","year":"1994","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(03)00049-X_BIB8","unstructured":"I.M. Thoidis, D. Soudris, I. Karafyllidis, A. Thanailakis, The design of low power multiple-valued logic encoder and decoder circuits, Proceedings of the Sixth IEEE International Conference on Electronics, Circuits and Systems, Vol. 3, September 1999, pp. 1623\u20131626."},{"key":"10.1016\/S0167-9260(03)00049-X_BIB9","doi-asserted-by":"crossref","unstructured":"T. Shibata, T. Ohmi, An intelligent MOS transistor featuring gate-level weighted sum and threshold operations, IEDM Tech. Dig. (1991) 919\u2013922.","DOI":"10.1109\/IEDM.1991.235276"},{"issue":"6","key":"10.1016\/S0167-9260(03)00049-X_BIB10","doi-asserted-by":"crossref","first-page":"1444","DOI":"10.1109\/16.137325","article-title":"A functional MOS transistor featuring gate-level weighted sum and threshold operations","volume":"39","author":"Shibata","year":"1992","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0167-9260(03)00049-X_BIB11","doi-asserted-by":"crossref","first-page":"1231","DOI":"10.1109\/16.842967","article-title":"On the design robustness of threshold logic gates using multi-input floating gate MOS transistors","volume":"47","author":"Luck","year":"2000","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0167-9260(03)00049-X_BIB12","doi-asserted-by":"crossref","first-page":"1700","DOI":"10.1109\/16.536816","article-title":"On the application of the neuron MOS transistor principle for modern VLSI design","volume":"43","author":"Weber","year":"1996","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0167-9260(03)00049-X_BIB13","unstructured":"N. Weste, K. Eshraghian, Principles of CMOS VLSI Design\u2014A Systems Perspective, Section 4.3.2, Addison-Wesley, Reading, MA, 1988, p. 125."},{"key":"10.1016\/S0167-9260(03)00049-X_BIB14","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1117\/12.475050","article-title":"A novel scheme for a higher bandwidth sensor readout","volume":"4700","author":"Srivastava","year":"2002","journal-title":"Proc. SPIE"},{"key":"10.1016\/S0167-9260(03)00049-X_BIB15","unstructured":"H.N. Venkata, Ternary and quaternary logic to binary bit conversion CMOS integrated circuit design using multiple input floating gate MOSFETs, MS Thesis, Louisiana State University, Baton Rouge, December 2002."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792600300049X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792600300049X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,10,17]],"date-time":"2018-10-17T11:27:05Z","timestamp":1539775625000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016792600300049X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,10]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,10]]}},"alternative-id":["S016792600300049X"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(03)00049-x","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2003,10]]}}}