{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:52Z","timestamp":1759147552413,"version":"3.44.0"},"reference-count":74,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1991,2,1]],"date-time":"1991-02-01T00:00:00Z","timestamp":665366400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1991,2,1]],"date-time":"1991-02-01T00:00:00Z","timestamp":665366400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1991,2]]},"DOI":"10.1016\/s0167-9260(05)80020-3","type":"journal-article","created":{"date-parts":[[2006,12,19]],"date-time":"2006-12-19T09:32:05Z","timestamp":1166520725000},"page":"219-250","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"title":["Design methodologies and CAD tools"],"prefix":"10.1016","volume":"10","author":[{"given":"C.","family":"Piguet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Dijkstra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/S0167-9260(05)80020-3_bib1","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1016\/S0167-9260(83)80006-6","article-title":"Design methodology for full custom CMOS microcomputers","volume":"1","author":"Piguet","year":"1983","journal-title":"Integration VLSIJ"},{"issue":"7","key":"10.1016\/S0167-9260(05)80020-3_bib2","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/MSPEC.1979.6368155","article-title":"Demystifying microprocessor design","volume":"16","author":"Shima","year":"1979","journal-title":"IEEE Spectrum"},{"year":"1982","series-title":"Very Large Scale Integration","key":"10.1016\/S0167-9260(05)80020-3_bib3"},{"key":"10.1016\/S0167-9260(05)80020-3_bib4","first-page":"110","article-title":"A 32b VLSI micromainframe computer system, ISSCC","author":"Lattin","year":"1981","journal-title":"Digest of Technical papers"},{"issue":"4","key":"10.1016\/S0167-9260(05)80020-3_bib5","first-page":"14","article-title":"A riscy approach to VLSI","volume":"11","author":"Fitzpatrick","year":"1981","journal-title":"VLSI Design"},{"issue":"5","key":"10.1016\/S0167-9260(05)80020-3_bib6","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1109\/JSSC.1981.1051634","article-title":"A 32-bit VLSI CPU Chip","volume":"SC-16","author":"Beyers","year":"1981","journal-title":"IEEE J. Solid-state Circuits"},{"issue":"2","key":"10.1016\/S0167-9260(05)80020-3_bib7","first-page":"34","article-title":"A methodology for VLSI chip design","volume":"II","author":"Lattin","year":"1981","journal-title":"Lambda Alag. VLSI Design"},{"key":"10.1016\/S0167-9260(05)80020-3_bib8","series-title":"Microarchitecture of VLSI Computers, NATO ASI Series No 96","first-page":"55","article-title":"Microarchitecture of the HP9000 Seires 500 CPU","author":"Fiasconaro","year":"1985"},{"key":"10.1016\/S0167-9260(05)80020-3_bib9","first-page":"73","article-title":"A 300K transistor nMOS peripheral processor","author":"Pomper","year":"1983","journal-title":"ESSCIRC 1983"},{"key":"10.1016\/S0167-9260(05)80020-3_bib10","series-title":"Mircoarchitecture of VLSI Computers, NATO ASI Series No 96","first-page":"147","article-title":"A Highly Regular Peripheral Processor","author":"Moeller","year":"1985"},{"key":"10.1016\/S0167-9260(05)80020-3_bib11","doi-asserted-by":"crossref","unstructured":"Corder, R.J. et al., Echo canceller design for high speed modems, CICC 1988, Conf.21.5, Rochester N.Y., USA, May 17\u201319.","DOI":"10.1109\/CICC.1988.20909"},{"key":"10.1016\/S0167-9260(05)80020-3_bib12","doi-asserted-by":"crossref","unstructured":"Sherburne, R.W. et al., A 32b NMOS microprocessor with a large register file, ISSCC 1984, Digest of Technical Papers, 168\u2013169.","DOI":"10.1109\/ISSCC.1984.1156668"},{"key":"10.1016\/S0167-9260(05)80020-3_bib13","doi-asserted-by":"crossref","unstructured":"Ong S. et al., A 32b single-chip microprocessor, ISSCC 1986, February 19\u201321, California, pp. 28\u201329.","DOI":"10.1109\/ISSCC.1986.1156969"},{"key":"10.1016\/S0167-9260(05)80020-3_bib14","series-title":"Microarchitecture of VLSI Computers","first-page":"3","article-title":"Micro\/370","author":"Hadsell","year":"1985"},{"key":"10.1016\/S0167-9260(05)80020-3_bib15","doi-asserted-by":"crossref","unstructured":"Fier, D.F. et al., A 36\/72b CMOS micro-mainframe chip set, ISSCC 1986, February 19\u201321, California, pp. 26\u201327.","DOI":"10.1109\/ISSCC.1986.1156955"},{"key":"10.1016\/S0167-9260(05)80020-3_bib16","doi-asserted-by":"crossref","unstructured":"Yano, Y. et al., A 32-bit microprocessor with on-chip virtual memory management, ISSCC 1986, Feb. 19\u201321, California, pp. 36\u201337.","DOI":"10.1109\/ISSCC.1986.1156924"},{"issue":"2","key":"10.1016\/S0167-9260(05)80020-3_bib17","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/40.527","article-title":"Implementation of the V60\/V70 and its FRM function","volume":"8","author":"Kimura","year":"1988","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-9260(05)80020-3_bib18","first-page":"30","author":"Horowitz","year":"1987","journal-title":"A 32 b microprocessor with on-chip 2Kbyte instruction cache, ISSCC"},{"key":"10.1016\/S0167-9260(05)80020-3_bib19","doi-asserted-by":"crossref","unstructured":"Archer D. et al., A 32b CMOS microprocessor with on-chip instruction and data caching and memeory management, ISSCC 1987, Feb. 25\u201327, New York, USA, 32\u201333.","DOI":"10.1109\/ISSCC.1987.1157147"},{"key":"10.1016\/S0167-9260(05)80020-3_bib20","doi-asserted-by":"crossref","unstructured":"[20] Berenbaum, A. et al., A pipelined 32b microprocessor with 13Kb of cache memory, ISSCC 1987, New York, USA, pp. 34\u201335.","DOI":"10.1109\/ISSCC.1987.1157124"},{"key":"10.1016\/S0167-9260(05)80020-3_bib21","first-page":"36","article-title":"A CMOS 32b microprocessor with on-chip cache and transmission lookahead buffer","author":"Kadota","year":"1987","journal-title":"ISSCC"},{"key":"10.1016\/S0167-9260(05)80020-3_bib22","doi-asserted-by":"crossref","unstructured":"Hinata, J, et al., A 32b full custom CPU, ISSCC 1987, New York, USA, pp. 84-85.","DOI":"10.1109\/ISSCC.1987.1157129"},{"key":"10.1016\/S0167-9260(05)80020-3_bib23","doi-asserted-by":"crossref","unstructured":"Ikeda, et al., A 130K-gate CMOS mainframe chip set, ISSCC 1987, New York, USA, 86\u201387.","DOI":"10.1109\/ISSCC.1987.1157144"},{"issue":"2","key":"10.1016\/S0167-9260(05)80020-3_bib24","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/40.526","article-title":"Realization of Gmicro\/200","volume":"8","author":"Inayoshi","year":"1988","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-9260(05)80020-3_bib25","doi-asserted-by":"crossref","unstructured":"Norsworthy J.P. et al., A parallel image processor chip, ISSCC 1988, San Francisco, USA, Feb. 17\u201319, pp. 158\u2013159.","DOI":"10.1109\/ISSCC.1988.663678"},{"key":"10.1016\/S0167-9260(05)80020-3_bib26","first-page":"160","article-title":"A 40M Pixel\/s bit boundary block transfer graphics processor","author":"Tanaka","year":"1988","journal-title":"ISSCC"},{"key":"10.1016\/S0167-9260(05)80020-3_bib27","series-title":"Conf. 24.6","article-title":"A VLSI chip set for a small mainframe processor, CICC","author":"Yamada","year":"1988"},{"key":"10.1016\/S0167-9260(05)80020-3_bib28","first-page":"75","article-title":"Taking a close look at the motorola 88000","author":"Manuel","year":"1988","journal-title":"Electronics"},{"key":"10.1016\/S0167-9260(05)80020-3_bib29","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/MC.1983.1654264","article-title":"New VLSI Tools, Guest Editor Introduction","author":"Gajski","year":"1983","journal-title":"IEEE Comput"},{"key":"10.1016\/S0167-9260(05)80020-3_bib30","first-page":"48","article-title":"Silicon Compilation","author":"Gajski","year":"1985","journal-title":"VLSI Systems Design"},{"year":"1986","series-title":"The Architecture of Microprocessors","author":"Anceau","key":"10.1016\/S0167-9260(05)80020-3_bib31"},{"key":"10.1016\/S0167-9260(05)80020-3_bib32","unstructured":"thorp, T.L., CAD and design VI (11) Methodoligies, in: VLSI technology and Design J.V. McCanny et al., eds. (academic Press inc. Ltd, London) Chapter 7, pp. 221\u2013251."},{"year":"1987","series-title":"RISC Architecture","author":"Tabak","key":"10.1016\/S0167-9260(05)80020-3_bib33"},{"key":"10.1016\/S0167-9260(05)80020-3_bib34","first-page":"143","article-title":"How much of a RISC","author":"Robinson","year":"1987","journal-title":"Byte"},{"issue":"9","key":"10.1016\/S0167-9260(05)80020-3_bib35","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","volume":"15","author":"Patterson","year":"1982","journal-title":"IEEE Comput."},{"issue":"1","key":"10.1016\/S0167-9260(05)80020-3_bib36_1","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MM.1986.304633","article-title":"A high-level-language programmable controller","volume":"6","author":"Mange","year":"1986","journal-title":"IEEE Micro"},{"issue":"2","key":"10.1016\/S0167-9260(05)80020-3_bib36_2","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MM.1986.304743","article-title":"A high-level-language programmable controller","volume":"6","author":"Mange","year":"1986","journal-title":"IEEE Micro"},{"issue":"6","key":"10.1016\/S0167-9260(05)80020-3_bib37","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/MM.1987.304912","article-title":"A general heap processor","volume":"7","author":"Sanchez","year":"1987","journal-title":"IEEE Micro"},{"key":"10.1016\/S0167-9260(05)80020-3_bib38","first-page":"427","article-title":"Design methodology for low-power full custom RISC microprocessors","author":"Ansorge","year":"1986","journal-title":"EUROMICRO"},{"key":"10.1016\/S0167-9260(05)80020-3_bib39","first-page":"431","article-title":"Microcomputer design for digital watches","author":"Piguet","year":"1981","journal-title":"EUROMICRO"},{"article-title":"WORP: A watch reusable processor","year":"1987","author":"Iseli","key":"10.1016\/S0167-9260(05)80020-3_bib40"},{"issue":"3","key":"10.1016\/S0167-9260(05)80020-3_bib41","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/JSSC.1982.1051760","article-title":"Complex integrated circuit design strategy","volume":"SC-17","author":"Anceau","year":"1982","journal-title":"IEEE J. of Solid-State Circ."},{"key":"10.1016\/S0167-9260(05)80020-3_bib42","unstructured":"[42] Piguet, C. et al., ALADDIN: A CMOS gate-matrix layout system, IEEE 1988 ISCAS, June 6\u20139, Espoo, Finland."},{"key":"10.1016\/S0167-9260(05)80020-3_bib43","unstructured":"Piguet C. et-al, Module generators for both sea of gates and full custom IC's, IEEE 1988 CICC, May 17\u201319, Rochester, N.Y., USA."},{"key":"10.1016\/S0167-9260(05)80020-3_bib44","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MCD.1985.6311921","article-title":"Standard cell VLSI design: A tutorial","author":"Kessler","year":"1985","journal-title":"IEEE Circuits and Devices Mag."},{"issue":"2","key":"10.1016\/S0167-9260(05)80020-3_bib45","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1109\/JSSC.1987.1052701","article-title":"Compilation of standard-cell libraries","volume":"SC-22","author":"Martinez","year":"1987","journal-title":"IEEE J. of Solid-State Circ."},{"issue":"21","key":"10.1016\/S0167-9260(05)80020-3_bib46","first-page":"1278","article-title":"Systemes CAO pour circuits integres VLSI","volume":"76","author":"Piguet","year":"1985","journal-title":"Bull. ASE\/UCS"},{"key":"10.1016\/S0167-9260(05)80020-3_bib47","doi-asserted-by":"crossref","unstructured":"[47] Kikuchi, H. et al., A 23K Gate CMOS DSP with 100ns multiplication, ISSCC 83, February 24, Tham 10.6, 128\u2013129.","DOI":"10.1109\/ISSCC.1983.1156548"},{"key":"10.1016\/S0167-9260(05)80020-3_bib48","first-page":"149","article-title":"Managing VLSI complexity: an outlook","volume":"71","author":"Sequin","year":"1983"},{"year":"1983","series-title":"VLSI Silicon Compilation and the Art of Automatic Microchip Design [","author":"Ayres","key":"10.1016\/S0167-9260(05)80020-3_bib49"},{"key":"10.1016\/S0167-9260(05)80020-3_bib50","article-title":"Automated performance optimization of custom integrated circuits","author":"Trimberger","year":"1981","journal-title":"Ph.D. Thesis"},{"article-title":"Symbolic layout and compaction for integrated circuits","year":"1980","author":"Hsueh","key":"10.1016\/S0167-9260(05)80020-3_bib51"},{"key":"10.1016\/S0167-9260(05)80020-3_bib52","first-page":"12","article-title":"Technology independent symbolic layout tools","author":"Zinszner","year":"1983","journal-title":"ICCAD"},{"key":"10.1016\/S0167-9260(05)80020-3_bib53","series-title":"Design Systems for VLSI Circuit","first-page":"571","article-title":"Cathedral II: A synthesis and module generation system for multiprocessor systems on a chip","author":"Man de","year":"1987"},{"issue":"2","key":"10.1016\/S0167-9260(05)80020-3_bib54","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MS.1986.233072","article-title":"Computer aids for IC design","volume":"3","author":"Kim","year":"1986","journal-title":"IEEE Software"},{"issue":"3","key":"10.1016\/S0167-9260(05)80020-3_bib55","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/JSSC.1985.1052385","article-title":"TOPOLOGIZER: An expert system translator of transistor connectivity to symbolic cell layout","volume":"SC-20","author":"Kollaritsch","year":"1985","journal-title":"IEEE J. Solid-State Circ."},{"issue":"3","key":"10.1016\/S0167-9260(05)80020-3_bib56","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/JSSC.1984.1052158","article-title":"A metal-oriented layout structure for CMOS logic","volume":"SC-19","author":"Piguet","year":"1984","journal-title":"IEEE J. Solid-State Circ."},{"issue":"4","key":"10.1016\/S0167-9260(05)80020-3_bib57","doi-asserted-by":"crossref","first-page":"736","DOI":"10.1109\/JSSC.1980.1051462","article-title":"A dense gate-matrix layout method for MOS VLSI","volume":"SC-15","author":"Lopez","year":"1980","journal-title":"IEEE J. Solid-State Circ."},{"key":"10.1016\/S0167-9260(05)80020-3_bib58","doi-asserted-by":"crossref","unstructured":"Piguet, C., E. Dijkstra and G. Berweiler, Automatic generation of CMOS layout cells under topological constraints, ESSCIRC'86, Delft, Sept 16\u201318, 68\u201370","DOI":"10.1109\/ESSCIRC.1986.5468295"},{"key":"10.1016\/S0167-9260(05)80020-3_bib59","unstructured":"Buric, M.R. et al., The PLEX project: VLSI layouts of microcomputers generated by a computer program, ICCAD 1983, Santa Clara, CA, USA, pp. 49\u201350."},{"key":"10.1016\/S0167-9260(05)80020-3_bib60","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/MC.1983.1654270","article-title":"MacPitts: an approach to silicon compilation","author":"Southard","year":"1983","journal-title":"IEEE Contput"},{"key":"10.1016\/S0167-9260(05)80020-3_bib61","unstructured":"Niessen. C., Abstraction requirements in hierarchical design methods, in: Design Methodologies, vol. 6, S. Goto, North Holland, p. 151."},{"key":"10.1016\/S0167-9260(05)80020-3_bib62","first-page":"52","article-title":"Cell synthesis in action","year":"1988","journal-title":"VLSI Systems Design"},{"key":"10.1016\/S0167-9260(05)80020-3_bib63","doi-asserted-by":"crossref","unstructured":"Schetter, H. VLSI-\/370 microprocessor chip technology, Euromicro 88, Z\u00fcrich, Microprocessing and Microprogramming 24, pp. 29\u201334.","DOI":"10.1016\/0165-6074(88)90024-5"},{"key":"10.1016\/S0167-9260(05)80020-3_bib64","series-title":"Proc. 20th Design Automation Conf","first-page":"479","article-title":"The VLSI design automation assistant: prototype system","author":"Kowalski","year":"1983"},{"key":"10.1016\/S0167-9260(05)80020-3_bib65","series-title":"Proc. 23rd Design Automation Conference","first-page":"474","article-title":"Using bottom-up design technique in the synthesis of digital hardware from abstract behavioural descriptions","author":"McFarland","year":"1986"},{"key":"10.1016\/S0167-9260(05)80020-3_bib66","first-page":"120","article-title":"Impact of library size on the quality of automated libraries","volume":"87","author":"Kreuzer","year":"1987"},{"key":"10.1016\/S0167-9260(05)80020-3_bib67","series-title":"Proc. 24th ACbl\/IEEE Design Automation Conference","first-page":"466","article-title":"A design rule independent cell compiler","author":"Chen","year":"1987"},{"issue":"7","key":"10.1016\/S0167-9260(05)80020-3_bib68","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1109\/43.3948","article-title":"Analysis and Synthesis of Combinational Pass Transistor Logic","volume":"7","author":"Pedron","year":"1988","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/S0167-9260(05)80020-3_bib69","series-title":"Proc. 25th Design Automation Conference","first-page":"330","article-title":"Tutorial on high-level synthesis","author":"McFarland","year":"1988"},{"issue":"8","key":"10.1016\/S0167-9260(05)80020-3_bib70","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1109\/43.3218","article-title":"LES: A layout expert system","volume":"7","author":"Lin","year":"1988","journal-title":"IEEE Traits. on Contp. Aided Design"},{"key":"10.1016\/S0167-9260(05)80020-3_bib71","series-title":"Proc. 22nd Design Automation Conference","first-page":"453","article-title":"A model of design representation and synthesis","author":"Walker","year":"1985"},{"key":"10.1016\/S0167-9260(05)80020-3_bib72","series-title":"Proc. 22nd Design Automation Conference","first-page":"252","article-title":"The VLSI design automation assistant: What's in a knowledge base","author":"Kowalski","year":"1985"},{"key":"10.1016\/S0167-9260(05)80020-3_bib73","series-title":"Proc. ICCAD","first-page":"262","article-title":"Reevaluating the design space for register-transfer hardware synthesis","author":"McFarland","year":"1987"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926005800203?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926005800203?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:12:28Z","timestamp":1759137148000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926005800203"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,2]]},"references-count":74,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1991,2]]}},"alternative-id":["S0167926005800203"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(05)80020-3","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1991,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design methodologies and CAD tools","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(05)80020-3","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1991 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}