{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:40:02Z","timestamp":1759138802952,"version":"3.44.0"},"reference-count":16,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1986,6,1]],"date-time":"1986-06-01T00:00:00Z","timestamp":517968000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1986,6,1]],"date-time":"1986-06-01T00:00:00Z","timestamp":517968000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1986,6]]},"DOI":"10.1016\/s0167-9260(86)80003-7","type":"journal-article","created":{"date-parts":[[2004,11,13]],"date-time":"2004-11-13T11:59:08Z","timestamp":1100347148000},"page":"115-133","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["An automatic cell pattern generation system for CMOS transistor-pair array LSI"],"prefix":"10.1016","volume":"4","author":[{"given":"Hiroshi","family":"Miyashita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Adachi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhiro","family":"Ueda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0167-9260(86)80003-7_bib1","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/T-C.1972.223482","article-title":"On the ordening of connections for automatic wire routing","volume":"C-21","author":"Abel","year":"1972","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/S0167-9260(86)80003-7_bib2","first-page":"785","article-title":"Hierarchical top-down layout design method for VLSI chip","author":"Adachi","year":"1982"},{"issue":"11","key":"10.1016\/S0167-9260(86)80003-7_bib3","doi-asserted-by":"crossref","first-page":"1624","DOI":"10.1109\/PROC.1976.10385","article-title":"On the probability of success in a routing process","volume":"64","author":"Agrawal","year":"1976","journal-title":"Proc. IEEE"},{"key":"10.1016\/S0167-9260(86)80003-7_bib4","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1109\/TC.1979.1675333","article-title":"Experiments with a density router for PC cards","volume":"C-28","author":"Agrawal","year":"1979","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0167-9260(86)80003-7_bib5","series-title":"Design Automation of Digital Systems","first-page":"283","author":"Akers","year":"1972"},{"key":"10.1016\/S0167-9260(86)80003-7_bib6","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1007\/BF01386390","article-title":"A note on two problems in connexion with graphs","volume":"1","author":"Dijkstra","year":"1959","journal-title":"Numer. Math."},{"issue":"11","key":"10.1016\/S0167-9260(86)80003-7_bib7","doi-asserted-by":"crossref","first-page":"1971","DOI":"10.1109\/PROC.1967.6027","article-title":"ACCEL: Automated circuit card etching layout","volume":"55","author":"Fisk","year":"1967","journal-title":"Proc. IEEE"},{"key":"10.1016\/S0167-9260(86)80003-7_bib8","series-title":"1982 Symposium on VLSI technology","first-page":"16","article-title":"A CMOS pair-transistor array masterslice","author":"Fukuda","year":"1982"},{"key":"10.1016\/S0167-9260(86)80003-7_bib9","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MC.1974.6323494","article-title":"The interconnection problem: a tutorial","volume":"7","author":"Hightower","year":"1974","journal-title":"Computer"},{"key":"10.1016\/S0167-9260(86)80003-7_bib10","series-title":"Proc. of the IEEE Custom Integrated Circuits Conference","first-page":"356","article-title":"An automatic logic synthesizer for integrated VLSI design system","author":"Hoshino","year":"1984"},{"key":"10.1016\/S0167-9260(86)80003-7_bib11","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/TEC.1961.5219222","article-title":"An algorithm for path connections and its applications","volume":"EC-10","author":"Lee","year":"1961","journal-title":"IRE Trans. Electronic Computers"},{"issue":"1","key":"10.1016\/S0167-9260(86)80003-7_bib12","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/PROC.1983.12534","article-title":"CAD systems for VLSI in Japan","volume":"71","author":"Sudo","year":"1983","journal-title":"Proc. IEEE"},{"issue":"5","key":"10.1016\/S0167-9260(86)80003-7_bib13","doi-asserted-by":"crossref","first-page":"716","DOI":"10.1109\/JSSC.1978.1051126","article-title":"An automatic layout system for masterslice LSI: MARC","volume":"SC-13","author":"Ueda","year":"1978","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0167-9260(86)80003-7_bib14","first-page":"287","article-title":"Optimal layout of CMOS functional arrays","author":"Uehara","year":"1979"},{"issue":"5","key":"10.1016\/S0167-9260(86)80003-7_bib15","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TC.1981.1675787","article-title":"Optimal layout of CMOS functional arrays","volume":"C-30","author":"Uehara","year":"1981","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/S0167-9260(86)80003-7_bib16","series-title":"Proc. of 12th DA Conf.","first-page":"384","article-title":"A heuristic procedure for ordering MOS arrays","author":"Yoshizawa","year":"1975"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926086800037?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926086800037?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T09:12:06Z","timestamp":1759137126000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926086800037"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,6]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1986,6]]}},"alternative-id":["S0167926086800037"],"URL":"https:\/\/doi.org\/10.1016\/s0167-9260(86)80003-7","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1986,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An automatic cell pattern generation system for CMOS transistor-pair array LSI","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0167-9260(86)80003-7","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1986 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}